Difference between revisions of "BORA Lite SOM/BORA Lite Hardware"

From DAVE Developer's Wiki
Jump to: navigation, search
(8 intermediate revisions by 2 users not shown)
Line 11: Line 11:
 
*[[/General Information/Processor and memory subsystem|Processor and memory subsystem]]
 
*[[/General Information/Processor and memory subsystem|Processor and memory subsystem]]
 
*[[/General Information/Hardware versioning and tracking|Hardware versioning and tracking]]
 
*[[/General Information/Hardware versioning and tracking|Hardware versioning and tracking]]
*[[/General Information/Part number composition|BORA Lite SOM Part number composition]]
 
 
* {{RFQ|product-name=BORA Lite SOM}}
 
* {{RFQ|product-name=BORA Lite SOM}}
  
Line 20: Line 19:
  
 
To register the kit, please send an email to [mailto:helpdesk@dave.eu helpdesk@dave.eu], [[Development_Kits_Identification_Codes|providing the kit P/N and S/N]].}}
 
To register the kit, please send an email to [mailto:helpdesk@dave.eu helpdesk@dave.eu], [[Development_Kits_Identification_Codes|providing the kit P/N and S/N]].}}
{{PDFManual|nome-som=BORA Lite|link=https://www.dave.eu/links/p/NEokdArUaHc2r1EL|Descrizione= Hw Manual}}
+
{{PDFManual|nome-som=BORA Lite|link=link|Descrizione= Hw Manual}}
 
|-
 
|-
 
|}
 
|}
Line 38: Line 37:
 
|style="width:20%; border-left:solid 2px #ededed;border-right:solid 2px #ededed;border-top:solid 2px #ededed;border-bottom:solid 2px #ededed; background-color:#ffffff; vertical-align:top"|
 
|style="width:20%; border-left:solid 2px #ededed;border-right:solid 2px #ededed;border-top:solid 2px #ededed;border-bottom:solid 2px #ededed; background-color:#ffffff; vertical-align:top"|
 
* [[/Pinout Table | Connectors and Pinout Table]]
 
* [[/Pinout Table | Connectors and Pinout Table]]
* [[/Pinout Table#SODIMM ODD pins declaration | SODIMM ODD pins declaration]]
+
* [[/Pinout_Table#J1_odd_pins_.281_to_203.29 | Pinout Table ODD pins declaration]]
* [[/Pinout Table#SODIMM EVEN pins declaration | SODIMM EVEN pins declaration]]
+
* [[/Pinout_Table#J1_even_pins_.282_to_204.29 | Pinout Table EVEN pins declaration]]
 
| style="width:1%; border-left:solid 0px #ededed;border-right:solid 0px #ededed;border-top:solid 0px #ededed;border-bottom:solid 2px #ffffff; background-color:#ffffff" |
 
| style="width:1%; border-left:solid 0px #ededed;border-right:solid 0px #ededed;border-top:solid 0px #ededed;border-bottom:solid 2px #ffffff; background-color:#ffffff" |
 
|style="width:20%; border-left:solid 2px #ededed;border-right:solid 2px #ededed;border-top:solid 2px #ededed;border-bottom:solid 2px #ededed; background-color:#ffffff; vertical-align:top"|
 
|style="width:20%; border-left:solid 2px #ededed;border-right:solid 2px #ededed;border-top:solid 2px #ededed;border-bottom:solid 2px #ededed; background-color:#ffffff; vertical-align:top"|
Line 45: Line 44:
 
* [[/Power and Reset/Reset scheme and control signals | Reset scheme and control signals]]
 
* [[/Power and Reset/Reset scheme and control signals | Reset scheme and control signals]]
 
* [[/Power and Reset/PL_initialization_signals | PL initialization signals]]
 
* [[/Power and Reset/PL_initialization_signals | PL initialization signals]]
* [[/Power and Reset/System boot | System boot]]
+
* [http://mirror.dave.eu/Manuals/BORA/bora-hm.pdf#page=34 System boot]
 
* [[/Power and Reset/JTAG | JTAG]]
 
* [[/Power and Reset/JTAG | JTAG]]
 
| style="width:1%; border-left:solid 0px #ededed;border-right:solid 0px #ededed;border-top:solid 0px #ededed;border-bottom:solid 2px #ffffff; background-color:#ffffff" |
 
| style="width:1%; border-left:solid 0px #ededed;border-right:solid 0px #ededed;border-top:solid 0px #ededed;border-bottom:solid 2px #ffffff; background-color:#ffffff" |
Line 52: Line 51:
 
|-
 
|-
 
|style="width:50%; vertical-align:top;"|
 
|style="width:50%; vertical-align:top;"|
* [[/Peripherals/Processing System (PS) | Processing System (PS)]]
 
 
* [[/Peripherals/Programmable logic (FPGA) | Programmable logic (FPGA)]]
 
* [[/Peripherals/Programmable logic (FPGA) | Programmable logic (FPGA)]]
 
* [[/Peripherals/Ethernet#Gigabit_Ethernet | Ethernet]]
 
* [[/Peripherals/Ethernet#Gigabit_Ethernet | Ethernet]]
 
* [[/Peripherals/SDIO#SD.2FSDIO | SDIO]]
 
* [[/Peripherals/SDIO#SD.2FSDIO | SDIO]]
 
* [[/Peripherals/Quad-SPI#Quad-SPI | SPI]]
 
* [[/Peripherals/Quad-SPI#Quad-SPI | SPI]]
* [[/Peripherals/Static memory controller| NAND]]
+
* [[/Peripherals/I2C0#I.C2.B2C0 | I2C]]
 
|style="width:50%; vertical-align:top;"|
 
|style="width:50%; vertical-align:top;"|
* [[/Peripherals/I2C0#I.C2.B2C0 | I2C]]
 
 
* [[/Peripherals/UART#UART1 | UART]]
 
* [[/Peripherals/UART#UART1 | UART]]
 
* [[/Peripherals/USB#USB | USB]]
 
* [[/Peripherals/USB#USB | USB]]

Revision as of 15:39, 23 February 2021

BORA Lite SOM HW Manual

BORA Lite TOP view
BORA Lite Block diagram
Sale-tag.png BORA Lite SOM RFQ Request For Quotation



200px-Emblem-important.svg.png

Customers are strongly recommended to register their kits. Registration grants access to reserved material such as source code and additional documentation.

To register the kit, please send an email to helpdesk@dave.eu, providing the kit P/N and S/N.

Pdf-logo.png [link BORA Lite Hw Manual]
PDF Manuals are available only on the latest version.
Checkout the pages' history on wiki for previous releases or contact helpdesk@dave.eu


Connectors and Pinout Power and Reset Peripherals Electrical, Thermal and Mechanical Features