Difference between revisions of "Main Page"

From DAVE Developer's Wiki
Jump to: navigation, search
(System On Modules)
Line 134: Line 134:
 
! colspan="2" style="width:20%; border-left:solid 2px #73B2C7;border-top:solid 0px #ededed;border-bottom:solid 0px #ededed; background-color:#ededed; font-size:12px; color:#000000" | [[File:Texas Instruments.png|150px|none]]
 
! colspan="2" style="width:20%; border-left:solid 2px #73B2C7;border-top:solid 0px #ededed;border-bottom:solid 0px #ededed; background-color:#ededed; font-size:12px; color:#000000" | [[File:Texas Instruments.png|150px|none]]
 
|-
 
|-
| rowspan="4" style="width:16%; text-align:left; padding:10px; border-left:solid 0px #73B2C7; font-size:12px; background-color:#ffffff" | '''DIN BAR profile 4 modules'''
+
| rowspan="2" style="width:16%; text-align:left; padding:10px; border-left:solid 0px #73B2C7; font-size:12px; background-color:#ffffff" | '''DIN BAR profile 4 modules'''
|-
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:left; padding:10px; background-color:#ffffff" | [[RIALTO SBC|'''SBC RIALTO<br />CPU: based on NXP i.MX6UL''']]
 
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" | [[File:RIALTO_SBC.png | 80x80px |link=RIALTO SBC | Details]]
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" | [[ETRA SBC | '''SBC ETRA<br />CPU: based on ST STM32MP1''']]
 
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" | [[File:ETRA_SBC_top.png | 80x80px |link=ETRA SBC | Details]]
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
 
|-
 
|-
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:left; padding:10px; background-color:#ffffff" | [[SBC Lynx SBC|'''SBC LYNX<br />CPU: based on NXP i.MX6UL''']]
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:left; padding:10px; background-color:#ffffff" | [[SBC Lynx SBC|'''SBC LYNX<br />CPU: based on NXP i.MX6UL''']]
Line 149: Line 140:
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
+
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" | [[ETRA SBC | '''SBC ETRA<br />CPU: based on ST STM32MP1''']]
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
+
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" | [[File:ETRA_SBC.png | 100x100px |link=ETRA SBC | Details]]
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
|-
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 2px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |
 
| style="width:10%; border-left:solid 0px #73B2C7;border-right:solid 0px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 0px #73B2C7; text-align:center; background-color:#ffffff" |

Revision as of 15:39, 20 November 2023