Difference between revisions of "AXEL Lite SOM/AXEL Lite Hardware/Peripherals/Watchdog"
| Line 13: | Line 13: | ||
|} | |} | ||
<section end=History/> | <section end=History/> | ||
| + | __FORCETOC__ | ||
<section begin=Body/> | <section begin=Body/> | ||
Revision as of 09:29, 27 October 2020
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Version | Issue Date | Notes | |
| 1.0.0 | Oct 2020 | New documentation layout | |
Peripheral Watchdog[edit | edit source]
The Watchdog Timer (WDOG) protects against system failures by providing a method by which to escape from unexpected events or programming errors.
Description[edit | edit source]
By default, the Watchdog Timer of iMX6 SOC is internally used on AXEL Lite for the CPU-initiated software reset function.
For more details see the reset scheme and control signals section.
The Watchdog timer supports the following features:
- Configurable timeout counter with timeout periods from 0.5 to 128 seconds which, after timeout expiration, result in the assertion of WDOG_RESET_B_DEB reset signal
- Time resolution of 0.5 seconds
- Power down counter with fixed timeout period of 16 seconds, which if not disabled after reset will assert WDOG_B signal low
Pin mapping[edit | edit source]
The Pin mapping is described in the Pinout table section
