Difference between revisions of "AXEL Lite SOM/AXEL Lite Hardware/Peripherals/PCI Express"
| Line 3: | Line 3: | ||
!colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History | !colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History | ||
|- | |- | ||
| − | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"| | + | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|ID# |
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date | ||
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | ||
|- | |- | ||
| − | + | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |{{oldid|10519|10519}} | |
| − | + | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |07/10/2020 | |
| − | + | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |New documentation layout | |
|- | |- | ||
|} | |} | ||
Revision as of 13:50, 31 August 2022
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| ID# | Issue Date | Notes | |
| 07/10/2020 | New documentation layout | ||
Peripheral PCI Express[edit | edit source]
Description[edit | edit source]
The PCI Express interface available on AXEL Lite is based on i.MX6 SoC and supports the following standards and features:
- PCI Express Base Specification, Revision 2.0 (including legacy 2.5-Gbps support) @ 5.0 Gbps data rate
- PCI Express Base Specification, Revision 1.1 @ 2.5Gbps data rate
PHY features[edit | edit source]
- 5 Gbps data transmission rate
- Integrated PHY includes transmitter, receiver and PLL
- Programmable RX equalization
- 5Gb/s PCIe Gen 2 and 2.5Gb/s PCIe Gen 1.1 test modes
Pin mapping[edit | edit source]
The Pin mapping is described in the Pinout table section
