Difference between revisions of "AXEL Lite SOM/AXEL Lite Hardware/Peripherals/I2C"

From DAVE Developer's Wiki
Jump to: navigation, search
(Created page with "{{subst:Peripheral_hardware | nome-som=AXEL Lite | nome-peripheral=MIPI}}")
 
 
(6 intermediate revisions by the same user not shown)
Line 3: Line 3:
 
!colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History
 
!colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History
 
|-  
 
|-  
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Version
 
 
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date
 
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date
 
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes
 
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes
 
|-
 
|-
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|X.Y.Z
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |2020/10/27
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Month Year
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |New documentation layout
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|TBD
 
|-
 
|-
 
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|[TBD_link X.Y.Z]
 
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Month Year
 
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|TBD
 
|-
 
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...
 
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...
 
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...
 
 
|-
 
|-
 
|}
 
|}
 
<section end=History/>
 
<section end=History/>
 +
__FORCETOC__
 
<section begin=Body/>
 
<section begin=Body/>
  
==Peripheral MIPI ==
+
==Peripheral I2C ==
 +
 
 +
The Inter IC (I2C) provides functionality of a standard I2C slave and master. The I2C is designed to be compatible with the standard NXP I2C bus protocol.
  
''TBD: sostituire le sezioni con le informazioni sull'uso della periferica''
+
'''The iMX6 SOC has four I2C bus interfaces, but there is some limitation about''':
''Nell'esempio di seguito c'è la descrizione dell'interfaccia HDMI''
+
* The I2C2 bus is internally used for PMIC and this should be taken into account if using pads J2.101 and J2.103. See Pin mapping tables for connection details.
  
 
=== Description  ===
 
=== Description  ===
  
The MIPI interface available on AXEL Lite is based on xxxxx ''TBD:SOC name'' SoC.  
+
The I2C interfaces available on AXEL Lite is based on i.Mx6 SoC.  
 +
 
 +
The I2C ports support the following standards and features:
 +
 
 +
* Multimaster operation
 +
* Interrupt-driven, byte-by-byte data transfer
 +
* Arbitration-lost interrupt with automatic mode switching from master to slave
 +
* Start and stop signal generation/detection
 +
** Repeated Start signal generation
 +
* Acknowledge bit generation/detection
 +
* Bus-busy detection
  
The MIPI port supports the following standards and features:
+
==== Modes and operations ====
 +
The I2C operates primarily in two functional modes: Standard mode and Fast mode.
  
* High-Definition Multimedia Interface Specification, Version 1.4a
+
* In Standard mode, I2C supports the data transfer rates up to 100 kbits/s.
* Support for up to 1080p at 60Hz HDTV display resolutions and up to QXGA graphic display resolutions.  
+
* In Fast mode, data transfer rates up to 400 kbits/s can be achieved. Per block operation, there is no special configuration required for Fast or Standard mode. It is the data transfer rate that distinguishes Standard and Fast mode.
* Support for 4k x 2k and 3D video formats
 
* Support for up to 16-bit Deep Color modes
 
  
 
===Pin mapping===
 
===Pin mapping===

Latest revision as of 17:17, 8 January 2024

History
Issue Date Notes
2020/10/27 New documentation layout



Peripheral I2C[edit | edit source]

The Inter IC (I2C) provides functionality of a standard I2C slave and master. The I2C is designed to be compatible with the standard NXP I2C bus protocol.

The iMX6 SOC has four I2C bus interfaces, but there is some limitation about:

  • The I2C2 bus is internally used for PMIC and this should be taken into account if using pads J2.101 and J2.103. See Pin mapping tables for connection details.

Description[edit | edit source]

The I2C interfaces available on AXEL Lite is based on i.Mx6 SoC.

The I2C ports support the following standards and features:

  • Multimaster operation
  • Interrupt-driven, byte-by-byte data transfer
  • Arbitration-lost interrupt with automatic mode switching from master to slave
  • Start and stop signal generation/detection
    • Repeated Start signal generation
  • Acknowledge bit generation/detection
  • Bus-busy detection

Modes and operations[edit | edit source]

The I2C operates primarily in two functional modes: Standard mode and Fast mode.

  • In Standard mode, I2C supports the data transfer rates up to 100 kbits/s.
  • In Fast mode, data transfer rates up to 400 kbits/s can be achieved. Per block operation, there is no special configuration required for Fast or Standard mode. It is the data transfer rate that distinguishes Standard and Fast mode.

Pin mapping[edit | edit source]

The Pin mapping is described in the Pinout table section