AXEL Lite SOM/AXEL Lite Hardware/Peripherals/I2C
|27/10/2020||New documentation layout|
Peripheral I2C[edit | edit source]
The Inter IC (I2C) provides functionality of a standard I2C slave and master. The I2C is designed to be compatible with the standard NXP I2C bus protocol.
The iMX6 SOC has four I2C bus interfaces, but there is some limitation about:
- The I2C2 bus is internally used for PMIC and this should be taken into account if using pads J2.101 and J2.103. See Pin mapping tables for connection details.
Description[edit | edit source]
The I2C interfaces available on AXEL Lite is based on i.Mx6 SoC.
The I2C ports support the following standards and features:
- Multimaster operation
- Interrupt-driven, byte-by-byte data transfer
- Arbitration-lost interrupt with automatic mode switching from master to slave
- Start and stop signal generation/detection
- Repeated Start signal generation
- Acknowledge bit generation/detection
- Bus-busy detection
Modes and operations[edit | edit source]
The I2C operates primarily in two functional modes: Standard mode and Fast mode.
- In Standard mode, I2C supports the data transfer rates up to 100 kbits/s.
- In Fast mode, data transfer rates up to 400 kbits/s can be achieved. Per block operation, there is no special configuration required for Fast or Standard mode. It is the data transfer rate that distinguishes Standard and Fast mode.
Pin mapping[edit | edit source]
The Pin mapping is described in the Pinout table section