Difference between revisions of "AXEL Lite SOM/AXEL Lite Hardware/Peripherals/I2C"
| Line 7: | Line 7: | ||
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | ||
|- | |- | ||
| − | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"| | + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|1.0.0 |
| − | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"| | + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Oct 2020 |
| − | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"| | + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|New documentation layout |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
|} | |} | ||
<section end=History/> | <section end=History/> | ||
| Line 26: | Line 16: | ||
==Peripheral I2C == | ==Peripheral I2C == | ||
| − | + | The Inter IC (I2C) provides functionality of a standard I2C slave and master. The I2C is designed to be compatible with the standard NXP I2C bus protocol. | |
| − | |||
=== Description === | === Description === | ||
| − | The | + | The I2C interfaces available on AXEL Lite is based on i.Mx6 SoC. |
| − | The | + | The I2C ports support the following standards and features: |
| − | * | + | * Multimaster operation |
| − | * | + | * Software programmability for one of 64 different serial clock frequencies |
| − | * | + | * Software-selectable acknowledge bit |
| − | * | + | * Interrupt-driven, byte-by-byte data transfer |
| + | * Arbitration-lost interrupt with automatic mode switching from master to slave | ||
| + | * Start and stop signal generation/detection | ||
| + | * Repeated Start signal generation | ||
| + | * Acknowledge bit generation/detection | ||
| + | * Bus-busy detection | ||
===Pin mapping=== | ===Pin mapping=== | ||
Revision as of 17:00, 7 October 2020
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Version | Issue Date | Notes | |
| 1.0.0 | Oct 2020 | New documentation layout | |
Peripheral I2C[edit | edit source]
The Inter IC (I2C) provides functionality of a standard I2C slave and master. The I2C is designed to be compatible with the standard NXP I2C bus protocol.
Description[edit | edit source]
The I2C interfaces available on AXEL Lite is based on i.Mx6 SoC.
The I2C ports support the following standards and features:
- Multimaster operation
- Software programmability for one of 64 different serial clock frequencies
- Software-selectable acknowledge bit
- Interrupt-driven, byte-by-byte data transfer
- Arbitration-lost interrupt with automatic mode switching from master to slave
- Start and stop signal generation/detection
- Repeated Start signal generation
- Acknowledge bit generation/detection
- Bus-busy detection
Pin mapping[edit | edit source]
The Pin mapping is described in the Pinout table section
