Difference between revisions of "AURA SOM/AURA Hardware/Peripherals/LCD"
< AURA SOM | AURA Hardware
(Created page with "{{subst:Peripheral_hardware | nome-som=AURA |nome-peripheral=LCD}}") |
|||
| Line 6: | Line 6: | ||
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | ||
|- | |- | ||
| − | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"| | + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|2023/09/13 |
| − | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"| | + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|First release |
| − | |||
| − | |||
| − | |||
|- | |- | ||
|} | |} | ||
| Line 19: | Line 16: | ||
==Peripheral LCD == | ==Peripheral LCD == | ||
| − | + | The LCD interface available on AURA is based on i.Mx93 SoC and fetches graphics stored in memory and display them on a TFT LCD panel. | |
| − | |||
=== Description === | === Description === | ||
| − | The LCD | + | The LCD port supports the following standards and features: |
| + | |||
| + | * Parallel display (up to 1366x768 or 1280x800) | ||
| + | * The display mode supports DOTCLK mode only | ||
| + | • One layer can support the programmable plane size(Width/Height/Pitch) on the panel | ||
| − | The LCD | + | The LCD interface may be driven by a Pixel Processing Pipeline (PXP) used to process graphics buffers or composite video and graphics data before sending to an LCD display. |
| − | * | + | The PXP combines the following into a single processing engine: |
| − | * | + | * Scaling: YUV 422, 420, 444 and any RGB formatted pixels |
| − | * | + | * Color Space Conversion (CSC): converting from YUV to RGB |
| − | * | + | * Secondary Color Space Conversion (CSC2) |
| + | * Rotation: 0, 90, 180, 270 degrees and vertical/horizontal flips | ||
| + | * Composite Alpha Blending and Color Key | ||
===Pin mapping=== | ===Pin mapping=== | ||
Latest revision as of 09:20, 13 September 2023
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Issue Date | Notes | ||
| 2023/09/13 | First release | ||
Peripheral LCD[edit | edit source]
The LCD interface available on AURA is based on i.Mx93 SoC and fetches graphics stored in memory and display them on a TFT LCD panel.
Description[edit | edit source]
The LCD port supports the following standards and features:
- Parallel display (up to 1366x768 or 1280x800)
- The display mode supports DOTCLK mode only
• One layer can support the programmable plane size(Width/Height/Pitch) on the panel
The LCD interface may be driven by a Pixel Processing Pipeline (PXP) used to process graphics buffers or composite video and graphics data before sending to an LCD display.
The PXP combines the following into a single processing engine:
- Scaling: YUV 422, 420, 444 and any RGB formatted pixels
- Color Space Conversion (CSC): converting from YUV to RGB
- Secondary Color Space Conversion (CSC2)
- Rotation: 0, 90, 180, 270 degrees and vertical/horizontal flips
- Composite Alpha Blending and Color Key
Pin mapping[edit | edit source]
The Pin mapping is described in the Pinout table section
