3,260
edits
Changes
m
→RAM memory bank
== RAM memory bank ==
DDR3 SDRAM memory bank is composed by 2x 16-bit width chips resulting in a 32-bit combined width bank.The following table reports the SDRAM specifications:
{| class="wikitable" |
|-
| '''CPU connection'''|| SDRAM bus||
|-
| '''Size min'''|| 512 MB||
|-
| '''Size max'''|| 1 GB||
|-
| '''Width'''|| 32 bit||
|-
| '''Speed'''|| 533 MHz||
|-
|+ align="bottom" style="caption-side: bottom" | Table: XC7-Z0x0 comparison
|}
== NOR flash bank ==
