ONDA SOM/ONDA Hardware/Peripherals/Ethernet
< ONDA SOM | ONDA Hardware
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Issue Date | Notes | ||
| 2026/03/16 | First documentation release | ||
Contents
Peripheral Ethernet[edit | edit source]
On-board gigabit Ethernet PHY (Microchip LAN8830) provides interface signals required to implement the 10/100/1000 Mbps Ethernet port. The transceiver is connected to the GEM3 Gigabit Ethernet Controller through the RGMII interface on MIO bank 502, pins PS_MIO[64:77]. For further details (eg: connection and selection of the magnetics), please refer to the Microchip LAN8830 datasheet.
The following table describes the interface signals:
| Pin name | Conn. pin | Function | Notes |
|---|---|---|---|
| ETH_TXRX0_P | J1.105 | Media Dependent Interface[0], positive pin | - |
| ETH_TXRX0_N | J1.103 | Media Dependent Interface[0], negative pin | - |
| ETH_TXRX1_P | J1.99 | Media Dependent Interface[1], positive pin | - |
| ETH_TXRX1_N | J1.97 | Media Dependent Interface[1], negative pin | - |
| ETH_TXRX2_P | J1.102 | Media Dependent Interface[2], positive pin | - |
| ETH_TXRX2_N | J1.100 | Media Dependent Interface[2], negative pin | - |
| ETH_TXRX3_P | J1.96 | Media Dependent Interface[3], positive pin | - |
| ETH_TXRX3_N | J1.94 | Media Dependent Interface[3], negative pin | - |
| PS_MIO76_502 | J1.87 | ETH_MDIO Management Data Input/Output | - |
| PS_MIO77_502 | J1.89 | ETH_MDC Management Data Clock input | - |
| ETH_INTn | J1.90 | Ethernet PHY interrupt | - |
| ETH_LED1 | J1.91 | Activity LED | - |
| ETH_LED2 | J1.93 | Link LED | - |
| ETH_RSTn | J2.83 | Ethernet reset interrupt | PHY reset is also driven by RSTn SOM_PER_RSTn signal.
See Reset scheme and control signals page for more information |
