MITO 8M Nano SOM/MITO 8M Nano Hardware/Peripherals/MIPI

From DAVE Developer's Wiki
Jump to: navigation, search
History
Issue Date Notes

2020/12/29

First release
2021/29/12 Update CSI and DSI information



Peripheral MIPI[edit | edit source]

The MIPI interfaces available on iMX8M Mini/Nano SoC are following described:

  • The Camera Serial Interface (CSI) is a specification of the Mobile Industry Processor Interface (MIPI) Alliance. It defines an interface between a camera and a host processor.
  • The Display Serial Interface (DSI) is a specification by the Mobile Industry Processor Interface (MIPI) Alliance aimed at reducing the cost of display controllers in a mobile device. It is commonly targeted at LCD and similar display technologies.

CSI[edit | edit source]

The CSI interface on MITO 8M Mini/Nano SOM is avaiable on SODIMM connector pinout.

Description[edit | edit source]

The MIPI CSI port supports the following standards and features:

  • Compliant to MIPI CSI2 Specification V1.3 except for C-PHY feature (Board Approved)
  • Scalable data lane support, 1 to 4 Data Lanes
  • YUV420, YUV420 (Legacy), YUV420 (CSPS), YUV422 of 8-bits and 10-bits RGB565, RGB666, RGB888
  • RAW6, RAW7, RAW8, RAW10, RAW12, RAW14

DSI[edit | edit source]

The DSI interface is internally used on MITO 8M Mini/Nano SOM to generate an LVDS output interface. More details on LVDS section. This interface could be directly routed on the SO-DIMM connector, by removing the MIPI-to-LVDS bridge. Depending on MITO 8M Mini SOM P/N composition

Description[edit | edit source]

The MIPI CSI port supports the following standards and features:

  • Complies to MIPI DSI Standard Specification V1.01r11
  • Maximum resolution ranges up to WQHD (1920x1080p60, 24bpp)
  • Scalable data lane support, 1 to 4 Data Lanes
  • Supports pixel format: 16bpp, 18bpp packed, 18bpp loosely packed (3 byte format), and 24bpp

Pin mapping[edit | edit source]

The Pin mapping is described in the Pinout table section