BORA Xpress SOM/BORA Xpress Evaluation Kit/Interfaces and Connectors/Pin strip
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Issue Date | Notes | ||
| 2021/11/22 | New documentation layout | ||
Contents
Pin strip[edit | edit source]
Pin strip connectors[edit | edit source]
SPI,NAND - JP13[edit | edit source]
JP13 is a 12-pin 6x2x2.54 pitch vertical header. The following table reports the pinout of the connector:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1, 4, 9, 12 | DGND | Ground | - |
| 2 | SPI0_CS0n | - | - |
| 3 | ZYNQ_SPI0_SCLK/NAND_IO1 | - | - |
| 5 | ZYNQ_SPI0_DQ0/NAND_ALE | - | - |
| 6 | NAND_CS0/SPI0_CS1 | - | - |
| 7 | ZYNQ_SPI0_DQ2/NAND_IO2 | - | - |
| 8 | ZYNQ_SPI0_DQ1/NAND_WE | - | - |
| 10 | ZYNQ_SPI0_DQ3/NAND_IO0 | - | - |
| 11 | ZYNQ_NAND_RD_B | - | - |
Voltage Monitor - JP15[edit | edit source]
JP15 is a 16-pin 8x2x2.54 pitch vertical header. The following table reports the pinout of the connector:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1 | MON_VCCPLL | - | - |
| 2 | MON_3.3V | - | - |
| 3 | MON_XADC_VCC | - | - |
| 4 | MON_1V2_ETH | - | - |
| 5 | MON_FPGA_VDDIO_BANK35 | - | - |
| 6 | MON_VDDQ_1V5 | - | - |
| 7 | MON_FPGA_VDDIO_BANK34 | - | - |
| 8 | MON_1.8V | - | - |
| 9 | MON_FPGA_VDDIO_BANK13 | - | - |
| 10 | MON_1.0V | - | - |
| 11 | MON_1.8V_IO | - | - |
| 12 | MON_MGTAVCC | - | - |
| 13 | MON_MGTAVTT | - | - |
| 14 | MON_MGTAVCCAUX | - | - |
| 15, 16 | DGND | Ground | - |
Ethernet GPIO - JP18[edit | edit source]
JP18 is a 16-pin 8x2x2.54 pitch vertical header. The following table reports the pinout of the connector:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1, 2, 5, 6, 16 |
DGND | Ground | - |
| 3 | CLK125_NDO | - | - |
| 4 | ETH1_CLK125_NDO | - | - |
| 7 | ETH_MDC | - | - |
| 8 | ETH1_MDC | - | - |
| 9 | ETH_MDIO | - | - |
| 10 | ETH1_MDIO | - | - |
| 11 | ETH_INTn | - | - |
| 12 | ETH1_INTn | - | - |
| 13 | PS_MIO51_501 | - | - |
| 14 | ETH1_RESETn | - | - |
| 15 | PS_MIO50_501 | - | - |
SPI,NAND - JP19[edit | edit source]
JP19 is a 12-pin 6x2x2.54 pitch vertical header. The following table reports the pinout of the connector:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1, 11, 12 | DGND | Ground | - |
| 2 | NAND_BUSY | - | - |
| 3 | ZYNQ_NAND_CLE | - | - |
| 4 | NAND_IO3 | - | - |
| 5 | NAND_IO4 | - | - |
| 6 | NAND_IO5 | - | - |
| 7 | NAND_IO6 | - | - |
| 8 | NAND_IO7 | - | - |
| 9 | CONN_SPI_RSTn | - | - |
| 10 | MEM_WPn | - | - |
FPGA, WatchDog, RTC, RST - JP22[edit | edit source]
JP22 is a 16-pin 8x2x2.54 pitch vertical header. The following table reports the pinout of the connector:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1 | FPGA_INIT_B | - | - |
| 2 | RTC_32KHZ | - | - |
| 3 | FPGA_PROGRAM_B | - | - |
| 4 | RTC_RST | - | - |
| 5 | FPGA_DONE | - | - |
| 6 | RTC_INT/SQW | - | - |
| 7, 8 | DGND | Ground | - |
| 9 | WD_SET0 | - | - |
| 10 | SYS_RSTn | - | - |
| 11 | WD_SET1 | - | - |
| 12 | PORSTn | - | - |
| 13 | WD_SET2 | - | - |
| 14 | MRSTn | - | - |
| 15 | PS_MIO15_500 | - | - |
| 16 | CB_PWR_GOOD | - | - |
AUX PINs - JP29[edit | edit source]
JP29 is a 16-pin 8x2x2.54 pitch vertical header. The following table reports the pinout of the connector:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1 | EVB_1.8V | - | - |
| 2 | 3.3V | - | - |
| 3 | PS_I2C0_DAT | - | - |
| 4 | I2C0_SDA | - | - |
| 5 | PS_I2C0_CK | - | - |
| 6 | I2C0_SCL | - | - |
| 7, 8, 13 |
DGND | Ground | - |
| 9 | EXT_VMON2_V1 | - | Mount option |
| 10, 16 | XADC_AGND | Analog Ground | - |
| 11 | EXT_VMON2_V2 | - | Mount option |
| 12 | XADC_VN_R | - | - |
| 14 | XADC_VP_R | - | - |
| 15 | INA_ALERT | - | - |
Please note that:
- Three devices are connected to I2C0 bus (this is level shifted from 1.8V to 3.3V):
- Silicon Labs Si571 programmable clock generator: this clock si connected to PL to allow the user to easily experiment his/her own peripherals and IPs on FPGA
- resistive touch screen controller for LCD screen
- consumption monitor: this is connected to shunt resistor put in series on BORA power rail, allowing to measure SoM consumption
ADC - JP30, JP31, JP32[edit | edit source]
JP30, JP31, JP32 are 16-pin 8x2x2.54 pitch vertical header. The following tables reports the pinout of the connectors:
JP30:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 2 | FPGA_BANK35_AD0N | AD0_N | Mount option |
| 3 | FPGA_BANK35_AD1P | AD1_P | Mount option |
| 4 | FPGA_BANK35_AD0P | AD0_P | Mount option |
| 5 | FPGA_BANK35_AD1N | AD1_N | Mount option |
| 8 | FPGA_BANK35_AD2P | AD2_P | Mount option |
| 9 | FPGA_BANK35_AD3P | AD3_P | Mount option |
| 10 | FPGA_BANK35_AD2N | AD2_N | Mount option |
| 11 | FPGA_BANK35_AD3N | AD3_N | Mount option |
| 14 | FPGA_BANK35_AD4P | AD4_P | Mount option |
| 15 | FPGA_BANK35_AD5P | AD5_P | Mount option |
| 16 | FPGA_BANK35_AD4N | AD4_N | Mount option |
| 1, 6, 7, 12, 13 |
DGND | - | - |
JP31:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1 | FPGA_BANK35_AD5N | AD5_N | Mount option |
| 4 | FPGA_BANK35_AD6P | AD6_P | Mount option |
| 5 | FPGA_BANK35_AD7P | AD7_P | Mount option |
| 6 | FPGA_BANK35_AD6N | AD6_N | Mount option |
| 7 | FPGA_BANK35_AD7N | AD7_N | Mount option |
| 10 | FPGA_BANK35_AD8P | AD8_P | Mount option |
| 11 | FPGA_BANK35_AD9P | AD9_P | Mount option |
| 12 | FPGA_BANK35_AD8N | AD8_N | Mount option |
| 13 | FPGA_BANK35_AD9N | AD9_N | Mount option |
| 16 | FPGA_BANK35_AD10P | AD10_P | Mount option |
| 2, 3, 8, 9, 14, 15 |
DGND | - | - |
JP32:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1 | FPGA_BANK35_AD11P | AD11_P | Mount option |
| 2 | FPGA_BANK35_AD10N | AD10_N | Mount option |
| 3 | FPGA_BANK35_AD11N | AD11_N | Mount option |
| 6 | FPGA_BANK35_AD12P | AD12_P | Mount option |
| 7 | FPGA_BANK35_AD13P | AD13_P | Mount option |
| 8 | FPGA_BANK35_AD12N | AD12_N | Mount option |
| 9 | FPGA_BANK35_AD13N | AD13_N | Mount option |
| 12 | FPGA_BANK35_AD14P | AD14_P | Mount option |
| 13 | FPGA_BANK35_AD15P | AD15_P | Mount option |
| 14 | FPGA_BANK35_AD14N | AD14_N | Mount option |
| 15 | FPGA_BANK35_AD15N | AD15_N | Mount option |
| 4, 5, 10, 11, 16 |
DGND | - | - |
