Edit

Reset scheme (Naon)

Revision as of 12:57, 2 May 2012 by DevWikiAdmin (talk | contribs) (→‎PORSTn (J2.109))

(diff) ← Older revision | Approved revision (diff) | Latest revision (diff) | Newer revision → (diff)

HOME	SOMs	SBCs	ToloMEO Embedded Assistant	GET A QUOTE	ONLINE HELPDESK
	Roadmap		IoT Services			ML/AI services	Embedded Design Services

Info Box

Applies to Naon

Five different signals are provided by Naon SOM. FOllowing sections describes in more detail each one.

Contents

MRST (J2.102)Edit

This pin is connected to HDRST signal (cold reset) of PMIC TPS659113. When high, this signals keeps PMIC in off mode and resets TPS659113 to default settings. MRST has a weak internal pulldown.

PORSTn (J2.109)Edit

PORSTn is a bidirectional open-drain signal. It is connected to:

RSTOUTn (J2.91)Edit

CPU_RESETn (J2.15)Edit

JTAG_TRSTn (J2.100)Edit

HOME	SOMs	SBCs	ToloMEO Embedded Assistant	GET A QUOTE	ONLINE HELPDESK
	Roadmap		IoT Services			ML/AI services	Embedded Design Services

Retrieved from "https://wiki.dave.eu/index.php?title=Reset_scheme_(Naon)&oldid=138"