Changes

Jump to: navigation, search

Processor and memory subsystem (Bora)

86 bytes removed, 14:14, 3 November 2015
Memory map
|-
|}
 
== Memory map ==
 
This section will be completed in a future version of this manual.
== Power supply unit ==
Bora, as the other Ultra Line CPU modules, embeds all the elements required for powering the unit, therefore power sequencing is self-contained and simplified. Nevertheless, power must be provided from carrier board, and therefore users should be aware of the ranges power supply can assume as well as all other parameters. For detailed information, please refer to [[Power_(BORABora)]].
== CPU module connectors ==
All interface signals Bora provides are routed through three 140 pin 0.6mm pitch stacking connectors (named J1, J2 and J3). The dedicated carrier board must mount the mating connectors and connect the desired peripheral interfaces according to Bora pinout specifications.
4,650
edits

Navigation menu