3,260
edits
Changes
m
→PS interfaces
The 54 pins of the MIO module are assigned as reported in the following table:
{| class="wikitable"
|-
|MIO[46:47]
|I2C0I²C0
|-
|MIO[48:49]
|-
|}
=== Gigabit Ethernet ===
On-board Ethernet PHY (Micrel KSZ9031RNX) provides interface signals required to implement the 10/100/1000 Mbps Ethernet port. The transceiver is connected to the Gigabit Ethernet Controller (GEM) through RGMII interface on MIO bank 1, pins PS_MIO[16:27].
=== USB ===
Bora provides one USB 2.0 (Full Speed, up to 480 Mbps) port with on-board PHY (SMSC USB3317) and support to the On-The-Go (OTG) specifications. The transceiver is connected to the USB1 controller (MIO bank 1, pins PS_MIO[28:39]).
=== Quad-SPI ===
Quad-SPI is used to access multi-bit serial flash memory devices for high throughput and low pin count applications. The controller operates in one of three modes: I/O mode, linear addressing mode, and legacy SPI mode.
=== Static memory controller ===
Static memory controller (SMC) signals are routed to the connectors to connect an external flash NAND memory chip.
=== I²C0 ===
This I²C module is a bus controller that can function as a master or a slave in a multi-master design. It supports an extremely wide clock frequency range up to 400 Kb/s. I²C0 is internally connected to the following devices:
* Thermal IC (Address: 0x4F)
* RTC (Address: 0x68)
=== SD/SDIO ===
The SD/SDIO controller controller is compatible with the standard SD Host Controller Specification Version 2.0
Part A2. The core also supports up to seven functions in SD1, SD4, but does not support SPI mode. It does support SD high-speed (SDHS) and SD High Capacity (SDHC) card standards. The SD/SDIO controller also supports MMC3.31.
=== UART1 ===
The UART controller is a full-duplex asynchronous receiver and transmitter that supports a wide range of programmable baud rates and I/O signal formats. UART1 port is routed to the SOM connectors as a 2-wire interface.
=== CAN ===
CAN port is connected to on-board transceiver (TI SN65HVD232) which converts the single-ended CAN signals of the controller to the differential signals of the physical layer. Optionally, the on-board PHY can be excluded (for example, to use an external PHY on the carrier board) and the single-ended CAN signals are routed to the connectors. Please contact our Sales Department for more information about this hardware option.
=== JTAG ===
The Zynq-7000 family of AP SoC devices provides debug access via a standard JTAG (IEEE 1149.1) debug interface. This JTAG port grants access to the device chain composed of both the CPU core and the FPGA part.