Difference between revisions of "ORCA SOM/ORCA Hardware/Peripherals/UART"

From DAVE Developer's Wiki
Jump to: navigation, search
Line 14: Line 14:
 
|}
 
|}
 
<section end="History" />
 
<section end="History" />
 
<section begin="Preliminary" />
 
  
 
==Peripheral UART ==
 
==Peripheral UART ==
 
{{Wip|text=Documentation under NXP's NDA: please refer to helpdesk@dave.eu }}
 
 
<section end="Preliminary" />
 
 
<!--
 
  
 
<section begin="Body" />
 
<section begin="Body" />
Line 46: Line 38:
  
 
The Pin mapping is described in the [[ORCA SOM/ORCA Hardware/Pinout_Table | Pinout table section]]
 
The Pin mapping is described in the [[ORCA SOM/ORCA Hardware/Pinout_Table | Pinout table section]]
 
-->
 
  
 
----
 
----
  
 
[[Category:ORCA]]
 
[[Category:ORCA]]

Revision as of 15:26, 13 December 2021

History
Version Issue Date Notes
1.0.0 Feb 2021 First release


Peripheral UART[edit | edit source]


Description[edit | edit source]

The Universal Asynchronous Receiver/Transmitter (UART) interface available on ORCA is based on iMX8MPlus SoC.

UART provides serial communication capability with external devices and support NRZ encoding format, RS485 compatible 9 bit data format and IrDA-compatible infrared slow data rate (SIR) format.

The UART port supports the following standards and features:

  • High-speed TIA/EIA-232-F compatible, up to Mbit/s
  • Serial IR interface low-speed, IrDA-compatible (up to 115.2 Kbit/s)
  • 9-bit or Multidrop mode (RS-485) support (automatic slave address detection)
  • 7 or 8 data bits for RS-232 characters, or 9 bit RS-485 format
  • 1 or 2 stop bits
  • Programmable parity (even, odd, and no parity)
  • Hardware flow control support for request to send (RTS_B) and clear to send (CTS_B) signals
  • Two independent, 32-entry FIFOs for transmit and receive

Pin mapping[edit | edit source]

The Pin mapping is described in the Pinout table section