Difference between revisions of "ORCA SOM/ORCA Hardware/Peripherals/Ethernet"
(Created page with "<section begin="History" /> {| style="border-collapse:collapse; " ! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History |- ! style="bo...") |
|||
| Line 13: | Line 13: | ||
|- | |- | ||
|} | |} | ||
| − | <section end="History" /> | + | <section end="History" /> |
| + | <section begin="Body" /> | ||
| + | |||
== Peripheral Ethernet == | == Peripheral Ethernet == | ||
| + | |||
=== Description === | === Description === | ||
The 10/100/1000-Mbit/s Ethernet interface available on MITO 8M is based on iMX8M SoC. | The 10/100/1000-Mbit/s Ethernet interface available on MITO 8M is based on iMX8M SoC. | ||
| Line 30: | Line 33: | ||
See KSZ9131RNX datasheet for more details. | See KSZ9131RNX datasheet for more details. | ||
| + | |||
===Pin mapping=== | ===Pin mapping=== | ||
Revision as of 15:16, 3 February 2021
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Version | Issue Date | Notes | |
| 1.0.0 | Feb 2021 | First release | |
Contents
Peripheral Ethernet[edit | edit source]
Description[edit | edit source]
The 10/100/1000-Mbit/s Ethernet interface available on MITO 8M is based on iMX8M SoC.
The SOC is directly interfaced with an ETH PHY chip (MICROCHIP KSZ9131RNX) that has the following features:
- Auto-Negotiation to Automatically Select the Highest Link-Up Speed (10/100/1000 Mbps) and Duplex (Half/Full)
- On-Chip Termination Resistors for the Differential Pairs
- Energy Detect Power-Down Mode for Reduced Power Consumption When the Cable is Not Attached
Important note for the external magnetic connection[edit | edit source]
The Ethernet peripheral requires an external insulator magnetic on the carrier board.
The four transformer center tap pins on the PHY side should not be connected to any power supply source on the board; rather, the center tap pins should be separated from one another and connected through separate 0.1 µF common-mode capacitors to ground. Separation is required because the common-mode voltage could be different between the four differential pairs, depending on the connected speed mode.
See KSZ9131RNX datasheet for more details.
Pin mapping[edit | edit source]
The Pin mapping is described in the Pinout table section
