Difference between revisions of "ORCA SOM/ORCA Hardware/Peripherals/Ethernet"
| Line 14: | Line 14: | ||
|} | |} | ||
<section end="History" /> | <section end="History" /> | ||
| + | <section end="Body" /> | ||
== Peripheral Ethernet == | == Peripheral Ethernet == | ||
| Line 40: | Line 41: | ||
The Pin mapping is described in the [[ORCA SOM/ORCA Hardware/Pinout_Table | Pinout table section]] | The Pin mapping is described in the [[ORCA SOM/ORCA Hardware/Pinout_Table | Pinout table section]] | ||
| + | |||
| + | <section end="Body" /> | ||
---- | ---- | ||
[[Category:ORCA]] | [[Category:ORCA]] | ||
Revision as of 15:31, 13 December 2021
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Version | Issue Date | Notes | |
| 1.0.0 | Feb 2021 | First release | |
Contents
Peripheral Ethernet[edit | edit source]
Description[edit | edit source]
The 10/100/1000-Mbit/s Ethernet interfaces available on ORCA is based on iMX8MPlus SoC wich provides the following interfaces:
- 2x triple-speed 10/100/1000-Mbit/s Ethernet MAC compliant with the IEEE802.3-2002 standard
- compatibility with half- or full-duplex 10/100-Mbit/s and full-duplex gigabit Ethernet LANs
- 2x RGMII ENET with IEEE 1588 functionality
- standard IEEE 802.3 Ethernet MAC with a time-stamping module
One interface is directly connected with an on board ETH PHY chip (MICROCHIP KSZ9131RNX) that has the following features:
- Auto-Negotiation to Automatically Select the Highest Link-Up Speed (10/100/1000 Mbps) and Duplex (Half/Full)
- On-Chip Termination Resistors for the Differential Pairs
- Energy Detect Power-Down Mode for Reduced Power Consumption When the Cable is Not Attached
Important note for the external magnetic connection[edit | edit source]
The Ethernet peripheral requires an external insulator magnetic on the carrier board.
The four transformer center tap pins on the PHY side should not be connected to any power supply source on the board; rather, the center tap pins should be separated from one another and connected through separate 0.1 µF common-mode capacitors to ground. Separation is required because the common-mode voltage could be different between the four differential pairs, depending on the connected speed mode.
See KSZ9131RNX datasheet for more details.
Pin mapping[edit | edit source]
The Pin mapping is described in the Pinout table section
