CAN interfaces (Naon)

From DAVE Developer's Wiki
Revision as of 08:57, 6 June 2012 by DevWikiAdmin (talk | contribs) (Created page with "DM8148 processor integrates two CAN controller knows as DCAN0 and DCAN1. By default DCAN0 is connected to on-board CAN transceiver (TI SN65HVD232). CAN_H and CAN_L signals ar...")

(diff) ← Older revision | Approved revision (diff) | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services

DM8148 processor integrates two CAN controller knows as DCAN0 and DCAN1.

By default DCAN0 is connected to on-board CAN transceiver (TI SN65HVD232). CAN_H and CAN_L signals are routed to pins J1.96 and J1.98 respectively. Please note that CAN transceiver might be not populated on request. In this case DCAN0_TX and DCAN0_RX processor's signals are routed to J1.96 and J1.98 respectively. For more details about this option please contact Sales department.

HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
Retrieved from "https://wiki.dave.eu/index.php?title=CAN_interfaces_(Naon)&oldid=558"