BORA Xpress SOM/BORA Xpress Evaluation Kit/General Information/Block Diagram and Features

From DAVE Developer's Wiki
< BORA Xpress SOM‎ | BORA Xpress Evaluation Kit
Revision as of 17:22, 11 January 2024 by U0007 (talk | contribs)

(diff) ← Older revision | Approved revision (diff) | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
History
Issue Date Notes
2021/11/22 New documentation layout



Block Diagram[edit | edit source]

The following picture shows BORA Xpress EVB block diagram:

BoraXEVB simplified block diagram

Configurable routing options[edit | edit source]

FPGA banks #12, #34 and #35 supports different routing options as shown in the following picture.

For a detailed description of FMC connector routing, please refer to this section.

BoraX[edit | edit source]

Configurable routing options diagram

Bora Lite[edit | edit source]

Configurable routing options diagram for BoraLite SoM