BORA Xpress SOM/BORA Xpress Evaluation Kit/General Information/Block Diagram and Features

From DAVE Developer's Wiki
< BORA Xpress SOM‎ | BORA Xpress Evaluation Kit
Revision as of 15:42, 22 November 2021 by U0007 (talk | contribs) (Created page with "<section begin=Body/> {{#lst:BoraXEVB|Block Diagram}} <section end=Body/>")

(diff) ← Older revision | Approved revision (diff) | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services


Block Diagram[edit | edit source]

The following picture shows BORA Xpress EVB block diagram:

BoraXEVB simplified block diagram

Configurable routing options[edit | edit source]

FPGA banks #12, #34 and #35 supports different routing options as shown in the following picture.

For a detailed description of FMC connector routing, please refer to this section.

BoraX[edit | edit source]

Configurable routing options diagram

Bora Lite[edit | edit source]

Configurable routing options diagram for BoraLite SoM


HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
Retrieved from "https://wiki.dave.eu/index.php?title=BORA_Xpress_SOM/BORA_Xpress_Evaluation_Kit/General_Information/Block_Diagram_and_Features&oldid=15359"