Difference between revisions of "BORA SOM/BORA Hardware/Power and Reset/JTAG"
< BORA SOM | BORA Hardware
(→On board JTAG connector) |
|||
| Line 1: | Line 1: | ||
| + | <section begin=History/> | ||
| + | {| style="border-collapse:collapse; " | ||
| + | !colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History | ||
| + | |- | ||
| + | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date | ||
| + | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | ||
| + | |- | ||
| + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|2021/08/28 | ||
| + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|New documentation layout | ||
| + | |- | ||
| + | |} | ||
| + | <section end=History/> | ||
__FORCETOC__ | __FORCETOC__ | ||
<section begin=Body/> | <section begin=Body/> | ||
Latest revision as of 12:05, 8 January 2024
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Issue Date | Notes | ||
| 2021/08/28 | New documentation layout | ||
Contents
On board JTAG connector[edit | edit source]
The Zynq-7000 family of AP SoC devices provides debug access via a standard JTAG (IEEE 1149.1) debug interface. This JTAG port grants access to the device chain composed of both the CPU core and the FPGA part.
JTAG signals are connected to the pinout connector (J2) on BORA.
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| J2.86 | JTAG_TCK | - | - |
| J2.84 | JTAG_TMS | - | - |
| J2.80 | JTAG_TDO | - | - |
| J2.82 | JTAG_TDI | - | - |
| J2.90 | FPGA_INIT_B | - | For further details, please refer to PL initialization signals |
| J2.92 | FPGA_PROGRAM_B | - | For further details, please refer to PL initialization signals
(10 kΩ pull-up resistor is already mounted on BORA module) |
| J2.94 | FPGA_DONE | - | For further details, please refer to PL initialization signals |
