Difference between revisions of "BORA SOM/BORA Hardware/Peripherals/CAN"
< BORA SOM | BORA Hardware
(Created page with "{{#lst:Processing_system_peripherals_(Bora) | CAN}}") |
|||
| Line 1: | Line 1: | ||
| + | <section begin=History/> | ||
| + | {| style="border-collapse:collapse; " | ||
| + | !colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History | ||
| + | |- | ||
| + | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date | ||
| + | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | ||
| + | |- | ||
| + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|2021/10/28 | ||
| + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|New documentation layout | ||
| + | |- | ||
| + | |} | ||
| + | <section end=History/> | ||
| + | __FORCETOC__ | ||
| + | <section begin=Body/> | ||
{{#lst:Processing_system_peripherals_(Bora) | CAN}} | {{#lst:Processing_system_peripherals_(Bora) | CAN}} | ||
| + | <section end=Body/> | ||
Latest revision as of 13:36, 8 January 2024
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Issue Date | Notes | ||
| 2021/10/28 | New documentation layout | ||
CAN port is connected to on-board transceiver (TI SN65HVD232) which converts the single-ended CAN signals of the controller to the differential signals of the physical layer. The following table describes the interface signals:
| Pin name | Conn. pin | Function | Notes |
|---|---|---|---|
| CAN_H | J2.107 | High bus output | - |
| CAN_L | J2.105 | Low bus output | - |
Optionally, the on-board PHY can be excluded (for example, to use an external PHY on the carrier board) and the single-ended CAN signals are routed to the connectors. The following table describes the interface signals:
| Pin name | Conn. pin | Function | Notes |
|---|---|---|---|
| CAN_RX | J2.35 | Receive data pin | Routed to EMIO (pin IO_L19P_T3_34) |
| CAN_TX | J2.9 | Transmit data pin | Routed to EMIO (pin IO_L6P_T0_34) |
Please contact our Sales Department for more information about this hardware option.
