Difference between revisions of "BORA Lite SOM/BORA Lite Evaluation Kit/Interfaces and Connectors/RTC"
| Line 1: | Line 1: | ||
| + | <section begin=History/> | ||
| + | {| style="border-collapse:collapse; " | ||
| + | !colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History | ||
| + | |- | ||
| + | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date | ||
| + | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | ||
| + | |- | ||
| + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|2021/10/28 | ||
| + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|New documentation layout | ||
| + | |- | ||
| + | |} | ||
| + | <section end=History/> | ||
| + | __FORCETOC__ | ||
<section begin=Body/> | <section begin=Body/> | ||
== RTC == | == RTC == | ||
{{#lst:BoraXEVB|RTC}} | {{#lst:BoraXEVB|RTC}} | ||
<section end=Body/> | <section end=Body/> | ||
Latest revision as of 16:33, 8 January 2024
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Issue Date | Notes | ||
| 2021/10/28 | New documentation layout | ||
Contents
RTC[edit | edit source]
FPGA, WatchDog, RTC, RST - JP22[edit | edit source]
JP22 is a 16-pin 8x2x2.54 pitch vertical header. The following table reports the pinout of the connector:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1 | FPGA_INIT_B | - | - |
| 2 | RTC_32KHZ | - | - |
| 3 | FPGA_PROGRAM_B | - | - |
| 4 | RTC_RST | - | - |
| 5 | FPGA_DONE | - | - |
| 6 | RTC_INT/SQW | - | - |
| 7, 8 | DGND | Ground | - |
| 9 | WD_SET0 | - | - |
| 10 | SYS_RSTn | - | - |
| 11 | WD_SET1 | - | - |
| 12 | PORSTn | - | - |
| 13 | WD_SET2 | - | - |
| 14 | MRSTn | - | - |
| 15 | PS_MIO15_500 | - | - |
| 16 | CB_PWR_GOOD | - | - |
