Difference between revisions of "AXEL ULite SOM/AXEL ULite Hardware/Power and Reset/Reset scheme and control signals"

From DAVE Developer's Wiki
Jump to: navigation, search
(→‎PMIC_VSNVS)
Line 4: Line 4:
  
 
==Introduction==
 
==Introduction==
−
3 versioni
+
Reset scheme is strictly related to power supply unit. As such, reading of [[Power_(AXELULite)|this page]] is strongly recommended.
  
 
== Reset scheme and control signals ==
 
== Reset scheme and control signals ==
Line 26: Line 26:
 
The following devices can assert this active-low signal:
 
The following devices can assert this active-low signal:
 
* PMIC
 
* PMIC
−
* multiple-voltage monitor: this device monitors critical power voltages and triggers a reset pulse in case any of these exhibits a brownout condition  
+
* voltage monitor: this device monitors critical power voltages and triggers a reset pulse in case any of these exhibits a brownout condition.
  
 
Since SPI NOR flash can be used as boot device, CPU_PORn is connected to this device too. This guarantees it is in a known state when reset signal is released.
 
Since SPI NOR flash can be used as boot device, CPU_PORn is connected to this device too. This guarantees it is in a known state when reset signal is released.
  
 +
=== Handling CPU-initiated software reset ===
 +
By default, iMX6UL processor does not assert any external signal when it initiates a software reset sequence. This might not guarantee a safe system reset in all conditions. For these reasons, AXELULite integrates a specific circuit that, in combination with the use on iMX6UL watchdog timer (WDT), guarantees a full hardware reset in case a software reset is issued. It is worth remembering that when this reset is triggered, a full power up cycle is issued. This technique makes use of the GPIO1_IO08 pin. Particular attention needs to be paid in case this pin needs to be used at carrier board level as well. For more details please contact the [mailto:support-axel@dave.eu technical support].
  
−
=== Handling CPU-initiated software reset ===
+
This technique is supported by [[AXELULite_and_SBC_Lynx_Embedded_Linux_Kit_(XUELK)|AXELULite Embedded LinuxKit]].
−
'''By default, MX6 processor does not assert any external signal when it initiates a software reset sequence. Also default software reset implementation does not guarantee that all processor registers are reset properly'''. For these reasons, it is strongly recommended to use a different approach that, in combination with the use of a processor's watchdog timer (WDT), provides a full hardware reset in case a software reset is issued.
 
  
−
This technique is implemented in [[Axel_Embedded_Linux_Kit_(XELK)|XELK]]. At software level, U-Boot and Linux kernel software reset routines make use of processor's WDT #2 to assert the WDOG2_B reset signal. This signal in turn is routed to GPIO_1 pad (MUX mode = 1). At hardware level, this signal is AC-coupled to a 3-state output buffer (please refer to U22 chip of [[AxelEVB-Lite]] carrier board), driving PMIC_PWRON.
+
==References==
 +
{{reflist}}

Revision as of 13:41, 14 July 2016

HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
Info Box
AXEL ULite-top.png Applies to AXEL ULite

Introduction[edit | edit source]

Reset scheme is strictly related to power supply unit. As such, reading of this page is strongly recommended.

Reset scheme and control signals[edit | edit source]

The following picture shows the simplified block diagram of reset scheme and voltage monitoring.

Simplified block diagram of reset circuitry and voltage monitoring

VDD_SNVS_IN[edit | edit source]

Some signals that are related to reset circuitry are pulled-up to VDD_SNVS_IN. This voltage is generated by PMIC PF3000's VSNVS LDO/Switch and its actual value depends on:

  • voltage applied to PF3000 VIN pin
    • in case of AXELULite this pin is connected to VIN_SOM power rail
  • voltage applied to PF3000 LICELL pin
    • in case of AXELULite this pin is connected to pin 14 of SODIMM connector (PMIC_LICELL).

Hence it is recommended that system designer takes into account these factors in order to properly manage these signals at carrier board level.

For more details please refer to section VSNVS LDO/Switch of Freescale Semiconductor PF3000 Advance Information document[1].

CPU_PORn[edit | edit source]

The following devices can assert this active-low signal:

  • PMIC
  • voltage monitor: this device monitors critical power voltages and triggers a reset pulse in case any of these exhibits a brownout condition.

Since SPI NOR flash can be used as boot device, CPU_PORn is connected to this device too. This guarantees it is in a known state when reset signal is released.

Handling CPU-initiated software reset[edit | edit source]

By default, iMX6UL processor does not assert any external signal when it initiates a software reset sequence. This might not guarantee a safe system reset in all conditions. For these reasons, AXELULite integrates a specific circuit that, in combination with the use on iMX6UL watchdog timer (WDT), guarantees a full hardware reset in case a software reset is issued. It is worth remembering that when this reset is triggered, a full power up cycle is issued. This technique makes use of the GPIO1_IO08 pin. Particular attention needs to be paid in case this pin needs to be used at carrier board level as well. For more details please contact the technical support.

This technique is supported by AXELULite Embedded LinuxKit.

References[edit | edit source]

  1. ↑ Freescale Semiconductor, PF3000 Advance Information - Power Management Integrated Circuit (PMIC) for i.MX 7 & i.MX 6SL/SX/UL
HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
Retrieved from "https://wiki.dave.eu/index.php?title=AXEL_ULite_SOM/AXEL_ULite_Hardware/Power_and_Reset/Reset_scheme_and_control_signals&oldid=5119"