Difference between revisions of "AXEL Lite SOM/AXEL Lite Hardware/Power and Reset/System boot"
| (6 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
| − | <section begin=History/> | + | <section begin="History" /> |
{| style="border-collapse:collapse; " | {| style="border-collapse:collapse; " | ||
!colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History | !colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History | ||
|- | |- | ||
| − | |||
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date | ||
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | ||
|- | |- | ||
| − | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"| | + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|{{oldid|10112|2020/09/18}} |
| − | | | ||
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|New documentation layout | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|New documentation layout | ||
| + | |- | ||
| + | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |{{oldid|17011|2021/11/11}} | ||
| + | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |Minor changes | ||
| + | |- | ||
| + | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |2023/08/29 | ||
| + | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |Minor changes | ||
|- | |- | ||
|} | |} | ||
| − | <section end=History/> | + | <section end="History" /> |
| − | <section begin=Body/> | + | <section begin="Body" /> |
== System boot == | == System boot == | ||
| Line 23: | Line 27: | ||
* once it is satisfied, it executes the boot code | * once it is satisfied, it executes the boot code | ||
| − | == Boot options == | + | === Boot options === |
| − | Two options are available related to system boot. They are identified by the Boot field of the ordering code as follows: | + | Two options are available related to system boot. They are identified by the ''Boot field'' of the ordering code as follows: |
| − | * 0: SPI NOR / SD option (SOM code: | + | * Boot field = 0 (SOM code: DXLxxxx'''0'''xxR): "SPI NOR / SD" option |
| − | + | * Boot field = 1 (SOM code: DXLxxxx'''1'''xxR): "NAND / SD" option | |
| − | For both options the selection of primary boot device is determined by the BOOT_MODE_SEL signal as described in the following sections. BOOT_MODE_SEL is latched when processor reset is released. | + | For both options, the selection of the primary boot device is determined by the [[AXEL Lite SOM/AXEL Lite Hardware/Power and Reset/Reset scheme and control signals|BOOT_MODE_SEL]] signal as described in the following sections. BOOT_MODE_SEL is latched when processor reset is released. |
In any case, boot process is managed by on-chip boot ROM code that is described in detail in processor's Reference Manual. | In any case, boot process is managed by on-chip boot ROM code that is described in detail in processor's Reference Manual. | ||
| − | === SPI NOR / SD option === | + | ==== SPI NOR / SD option ==== |
Selection of primary boot device is determined by the BOOT_MODE_SEL signal as follows: | Selection of primary boot device is determined by the BOOT_MODE_SEL signal as follows: | ||
* BOOT_MODE_SEL = 0 | * BOOT_MODE_SEL = 0 | ||
| Line 41: | Line 45: | ||
** in case no valid image is found in NOR flash, boot ROM shall enable USB serial download mode automatically | ** in case no valid image is found in NOR flash, boot ROM shall enable USB serial download mode automatically | ||
| − | === NAND / SD option === | + | ==== NAND / SD option ==== |
Selection of primary boot device is determined by the BOOT_MODE_SEL signal as follows: | Selection of primary boot device is determined by the BOOT_MODE_SEL signal as follows: | ||
* BOOT_MODE_SEL = 0 | * BOOT_MODE_SEL = 0 | ||
| Line 51: | Line 55: | ||
===Important note for DualLite/Solo based products (''manufacture mode'' management)=== | ===Important note for DualLite/Solo based products (''manufacture mode'' management)=== | ||
| − | When Dual Lite or Solo processor are used, GPIO_1 and GPIO_4 signals need to be kept high during bootstrap stage in order to prevent the intervention of bootrom's ''manufacture mode''. Bootstrap stage has to be intended as the time elapsing between the release of hardware reset (CPU_PORn) and the execution of the first instruction of user code (typically this is the reset vector of U-Boot boot loader). Please note that, in case GPIO_1 signal is used to implement [[ | + | When Dual Lite or Solo processor are used, GPIO_1 and GPIO_4 signals need to be kept high during bootstrap stage in order to prevent the intervention of bootrom's ''manufacture mode''. Bootstrap stage has to be intended as the time elapsing between the release of hardware reset (CPU_PORn) and the execution of the first instruction of user code (typically this is the reset vector of U-Boot boot loader). Please note that, in case GPIO_1 signal is used to implement [[AXEL_Lite_SOM/AXEL_Lite_Hardware/Power_and_Reset/Reset_scheme_and_control_signals#Handling_CPU-initiated_software_reset|software reset circuit]], it is high during bootstrap stage by design. |
---- | ---- | ||
[[Category:AXEL Lite]] | [[Category:AXEL Lite]] | ||
Latest revision as of 17:12, 8 January 2024
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Issue Date | Notes | ||
| New documentation layout | |||
| Minor changes | |||
| 2023/08/29 | Minor changes | ||
Contents
System boot[edit | edit source]
The boot process begins at Power On Reset (POR) where the hardware reset logic forces the ARM core to begin execution starting from the on-chip boot ROM. The boot ROM:
- determines whether the boot is secure or non-secure
- performs some initialization of the system and clean-ups
- reads the mode pins to determine the primary boot device
- once it is satisfied, it executes the boot code
Boot options[edit | edit source]
Two options are available related to system boot. They are identified by the Boot field of the ordering code as follows:
- Boot field = 0 (SOM code: DXLxxxx0xxR): "SPI NOR / SD" option
- Boot field = 1 (SOM code: DXLxxxx1xxR): "NAND / SD" option
For both options, the selection of the primary boot device is determined by the BOOT_MODE_SEL signal as described in the following sections. BOOT_MODE_SEL is latched when processor reset is released.
In any case, boot process is managed by on-chip boot ROM code that is described in detail in processor's Reference Manual.
SPI NOR / SD option[edit | edit source]
Selection of primary boot device is determined by the BOOT_MODE_SEL signal as follows:
- BOOT_MODE_SEL = 0
- primary boot device is SD1
- boot ROM will try to boot a valid image from the SD card first, and then from the SPI NOR. In case no valid image is found, boot ROM shall enable USB serial download mode automatically
- BOOT_MODE_SEL = 1 or floating
- primary boot device is SPI NOR flash connected to eCSPI1
- in case no valid image is found in NOR flash, boot ROM shall enable USB serial download mode automatically
NAND / SD option[edit | edit source]
Selection of primary boot device is determined by the BOOT_MODE_SEL signal as follows:
- BOOT_MODE_SEL = 0
- primary boot device is SD1
- in case no valid image is found in SD card, boot ROM shall enable USB serial download mode automatically
- BOOT_MODE_SEL = 1 or floating
- primary boot device is NAND flash
- in case no valid image is found in NAND flash, boot ROM shall enable USB serial download mode automatically
Important note for DualLite/Solo based products (manufacture mode management)[edit | edit source]
When Dual Lite or Solo processor are used, GPIO_1 and GPIO_4 signals need to be kept high during bootstrap stage in order to prevent the intervention of bootrom's manufacture mode. Bootstrap stage has to be intended as the time elapsing between the release of hardware reset (CPU_PORn) and the execution of the first instruction of user code (typically this is the reset vector of U-Boot boot loader). Please note that, in case GPIO_1 signal is used to implement software reset circuit, it is high during bootstrap stage by design.
