Difference between revisions of "AXEL Lite SOM/AXEL Lite Hardware/Power and Reset/JTAG"

From DAVE Developer's Wiki
Jump to: navigation, search
(Created page with "<section begin=History/> {| style="border-collapse:collapse; " !colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History |- !style="border-le...")
 
Line 13: Line 13:
 
|}
 
|}
 
<section end=History/>
 
<section end=History/>
 +
__FORCETOC__
 
<section begin=Body/>
 
<section begin=Body/>
  
Line 23: Line 24:
 
[[File:Axellite-jtag-conn.png|500px|frameless|border]]
 
[[File:Axellite-jtag-conn.png|500px|frameless|border]]
  
== J7 - Connector's pinout ==
+
=== J7 - Connector's pinout ===
  
 
J7 footprint mates with Samtec FSI-110-03-G-S connector. The following table reports the connector's pinout:  
 
J7 footprint mates with Samtec FSI-110-03-G-S connector. The following table reports the connector's pinout:  

Revision as of 09:23, 27 October 2020

History
Version Issue Date Notes
1.0.0 Sep 2020 New layout documentation



On board JTAG connector[edit | edit source]

JTAG signals are routed to a dedicated connector on the AXEL Lite PCB.

The connector is placed on the top side of the PCB, at the upper-right corner (please see the picture below).

Axellite-jtag-conn.png

J7 - Connector's pinout[edit | edit source]

J7 footprint mates with Samtec FSI-110-03-G-S connector. The following table reports the connector's pinout:

Pin# Pin name Function Notes
1 DGND - -
2 JTAG_TCK - -
3 JTAG_TMS - 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
4 JTAG_TDO - 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
5 JTAG_TDI - 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
6 JTAG_nTRST - 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
7 CPU_PORn - -
8 N.C. - -
9 N.C. - -
10 JTAG_VREF - 3V3 (BOARD_PGOOD driven signal)