Difference between revisions of "AXEL Lite SOM/AXEL Lite Hardware/Peripherals/UART"

From DAVE Developer's Wiki
Jump to: navigation, search
(Created page with "{{subst:Peripheral_hardware | nome-som=AXEL Lite | nome-peripheral=UART}}")
 
Line 7: Line 7:
 
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes
 
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes
 
|-
 
|-
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|X.Y.Z
+
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|1.0.0
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Month Year
+
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Oct 2020
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|TBD
+
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|New documentation layout
−
|-
 
−
|-
 
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|[TBD_link X.Y.Z]
 
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Month Year
 
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|TBD
 
−
|-
 
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...
 
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...
 
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...
 
−
|-
 
 
|}
 
|}
 
<section end=History/>
 
<section end=History/>
Line 26: Line 16:
 
==Peripheral UART ==
 
==Peripheral UART ==
  
−
''TBD: sostituire le sezioni con le informazioni sull'uso della periferica''
+
* One of the five UARTs (UART1) supports 8-wire while others four supports 4-wire. This is due to the SoC IOMUX limitation, since all UART IPs are
−
''Nell'esempio di seguito c'è la descrizione dell'interfaccia HDMI''
+
identical.
  
 
=== Description  ===
 
=== Description  ===
  
−
The UART interface available on AXEL Lite is based on xxxxx ''TBD:SOC name'' SoC.  
+
The UART interface available on AXEL Lite is based on i.MX6 SoC.  
  
−
The UART port supports the following standards and features:
+
The UART ports support the following standards and features:
  
−
* High-Definition Multimedia Interface Specification, Version 1.4a
+
* One of the five UARTs (UART1) supports 8-wire while others four supports 4-wire
−
* Support for up to 1080p at 60Hz HDTV display resolutions and up to QXGA graphic display resolutions.  
+
* High-speed TIA/EIA-232-F compatible, up to 4.0 Mbit/s
−
* Support for 4k x 2k and 3D video formats
+
* Serial IR interface low-speed, IrDA-compatible (up to 115.2 Kbit/s)
−
* Support for up to 16-bit Deep Color modes
+
* 9-bit or Multidrop mode (RS-485) support (automatic slave address detection)
 +
* 7 or 8 data bits for RS-232 characters, or 9 bit RS-485 format
 +
* 1 or 2 stop bits
 +
* Programmable parity (even, odd, and no parity)
 +
* Hardware flow control support for request to send (RTS_B) and clear to send (CTS_B) signals
 +
* RS-485 driver direction control via CTS_B signal
 +
* Auto baud rate detection (up to 115.2 Kbit/s)
 +
* Two independent, 32-entry FIFOs for transmit and receive
  
 
===Pin mapping===
 
===Pin mapping===

Revision as of 07:24, 8 October 2020

HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
History
Version Issue Date Notes
1.0.0 Oct 2020 New documentation layout


Peripheral UART[edit | edit source]

  • One of the five UARTs (UART1) supports 8-wire while others four supports 4-wire. This is due to the SoC IOMUX limitation, since all UART IPs are

identical.

Description[edit | edit source]

The UART interface available on AXEL Lite is based on i.MX6 SoC.

The UART ports support the following standards and features:

  • One of the five UARTs (UART1) supports 8-wire while others four supports 4-wire
  • High-speed TIA/EIA-232-F compatible, up to 4.0 Mbit/s
  • Serial IR interface low-speed, IrDA-compatible (up to 115.2 Kbit/s)
  • 9-bit or Multidrop mode (RS-485) support (automatic slave address detection)
  • 7 or 8 data bits for RS-232 characters, or 9 bit RS-485 format
  • 1 or 2 stop bits
  • Programmable parity (even, odd, and no parity)
  • Hardware flow control support for request to send (RTS_B) and clear to send (CTS_B) signals
  • RS-485 driver direction control via CTS_B signal
  • Auto baud rate detection (up to 115.2 Kbit/s)
  • Two independent, 32-entry FIFOs for transmit and receive

Pin mapping[edit | edit source]

The Pin mapping is described in the Pinout table section

HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
Retrieved from "https://wiki.dave.eu/index.php?title=AXEL_Lite_SOM/AXEL_Lite_Hardware/Peripherals/UART&oldid=10541"