Difference between revisions of "AURA SOM/AURA Hardware/General Information/Processor and memory subsystem"
(Created page with "<section begin="History" /> {| style="border-collapse:collapse; " ! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History |- ! style="bo...") |
|||
| Line 7: | Line 7: | ||
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes | ||
|- | |- | ||
| − | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |{{oldid| | + | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |{{oldid|17893|17893}} |
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" | 15/05/2023 | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" | 15/05/2023 | ||
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" | Preliminary version | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" | Preliminary version | ||
| Line 36: | Line 36: | ||
|- | |- | ||
|# Cores | |# Cores | ||
| − | | | + | |1/2x Arm® Cortex®-A55 |
1x Arm® Cortex®-M33 | 1x Arm® Cortex®-M33 | ||
| − | |2x Arm® Cortex®-A55 | + | |1/2x Arm® Cortex®-A55 |
1x Arm® Cortex®-M33 | 1x Arm® Cortex®-M33 | ||
Revision as of 10:39, 15 May 2023
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| ID# | Issue Date | Notes | |
| 15/05/2023 | Preliminary version | ||
Contents
Processor and memory subsystem[edit | edit source]
The heart of AURA module is composed by the following components:
- i.MX93 SoC application processor
- Power supply unit
- LPDDR4 memory bank
- eMMC or NAND flash banks
- Connectors:
- 1 x 204 pins SO-DIMM edge connector with interfaces signals
- partially compatible with AXEL Lite SOM
- 1 x 204 pins SO-DIMM edge connector with interfaces signals
This chapter shortly describes the main AURA components.
Processor Info[edit | edit source]
| Processor | i.MX933x | i.MX935x | |
| # Cores | 1/2x Arm® Cortex®-A55
1x Arm® Cortex®-M33 |
1/2x Arm® Cortex®-A55
1x Arm® Cortex®-M33 1x NPU | |
| Clock | 1.7 GHz (Industrial) | ||
| L3
Cache |
256 KB | ||
| LPDDR4 | 32 bit @ 1600 MHz with inline ECC
(LPDDR4-3200) | ||
| Video | PXP 2D accelerator | ||
| NPU | 0.5 TOPs Neural Processing Unit | ||
| Display
Controller |
LVDS channel
up to 1366x768 or 1280x800 | ||
| Video
Output |
1x 4-lane MIPI-DSI | ||
| Camera
Input |
1x MIPI CSI | ||
| Ethernet | 2x 1Gbit ethernet | ||
| USB | 2x USB 2.0 OTG | ||
RAM memory bank[edit | edit source]
LPDD4 SDRAM memory bank is composed by 1x 16-bit width chip. The following table reports the SDRAM specifications:
| CPU connection | Multi-mode DDR controller (MMDC) |
| Size max | 2 GB |
| Width | 16 bit |
| Speed | 1400 MHz |
eMMC flash bank[edit | edit source]
On board main storage memory eMMC is connected to the SDIO1 interface and it can act as boot peripheral. The following table reports the eMMC flash specifications:
| CPU connection | SDIO1 |
| Size min | 4 GB |
| Size max | 64 GB |
| Bootable | Yes |
NAND flash bank[edit | edit source]
Alternative option for main storage memory can be a serial NAND flash connected to the CPU's Quad serial flash controller. It can act as boot peripheral. The following table reports the NAND flash specifications:
| CPU connection | SPI Serial NAND flash controller |
| Size min | 16GB |
| Size max | 128GB |
| Width | 1,4,8 bit mode |
| Bootable | Yes |
Memory map[edit | edit source]
For detailed information, please refer to chapter 2 “Memory Maps” of the i.MX93 Applications Processor Reference Manual
Power supply unit[edit | edit source]
AURA embeds all the elements required for powering the unit, therefore power sequencing is self-contained and simplified. Nevertheless, power must be provided from carrier board, and therefore users should be aware of the ranges power supply can assume as well as all other parameters.
