ZERO SOM/ZERO Hardware/Peripherals/Ethernet

From DAVE Developer's Wiki
Jump to: navigation, search
History
Issue Date Notes
2025/06/11 First release


Peripheral Ethernet[edit | edit source]

The Ethernet interfaces available on ZERO is based on RZ/T2H SoC and the Ethernet subsystem consists of Ethernet MAC (GMAC), Ethernet Switch (ETHSW), EtherCAT Slave Controller (ESC) and RGMII/RMII converters. The MAC-PHY interfaces support RGMII, MII, and RMII.

Description[edit | edit source]

  • The Ethernet MAC (GMAC) has the following features
    • 3 ports: GMAC0, GMAC1, GMAC2
    • 10/100/1000-Mbit/s data transfer (10/100 full duplex or half duplex, 1000 full duplex)
    • IEEE802.3, IEEE1588-2008 and IEEE802.3-az-2010 for EEE
    • advanced IEEE 1588-2002 & 2008 Ethernet frame time-stamping
    • TSN features (IEEE802.1Qbv, IEEE802.1Qbu/802.3br)
    • VLAN Filtering, L3 and L4 Filtering
  • The Ethernet switch (ETHSW) - IEEE802.3 - has
    • 3-port PHY interfaces
    • Full and half duplex (1000 Mbps supports full-duplex only)
    • Hardware switching, lookup, and filtering
    • QoS with frame prioritization
    • Priority control based on VLAN Priority (IEEE802.1q)
    • Multicasting and broadcasting
    • VLAN frame
    • IEEE 1588-2008 compatible
    • Frame preemption
    • Forwarding rule for the TSN-IA profile
    • MAC source address filtering
    • Independent two timer modules are available for timestamping and time for TDMA
    • Ingress filtering and frame header manipulation (active stream identification, flow metering) with Enhanced Frame Parser
    • Additional PTP timer pulse generators
  • The EtherCAT slave controller (ESC) is based on an EtherCAT Slave Controller IP core (made by Beckhoff Automation GmbH)
    • 1 channel (with 3 MII ports)
    • MII interface is supported: RMII/RGMII interface is supported by RGMII converter

Important note for the external magnetic connection[edit | edit source]

The Ethernet peripherals require an external magnetic insulator on the carrier board.

Pin mapping[edit | edit source]

The Pin mapping is described in the Pinout table section