Bureaucrats, dave_user, Administrators
4,650
edits
Changes
→PS_MIO51_501
This signal is connected to Zynq's PS_SRST_B and is pulled-up to 1.8V through a 20kOhm resistor.
==== PS_MIO50_501 (USB PHY reset) ====By default, this signal is connected to the on-board USB PHY reset input as depicted in the above figure. This allows complete software control of PHY hardware reset regardless of the PL status. For example, this is how the reset signal is handled in the TBD (inserire riferimento al preciso BSP analizzato): * U-Boot <code>board_init</code> routine generates a hardware reset pulse. This initializes the component to its default register values. * Linux kernel does not issue any further hardware reset. If a hardware reset is required upon Linux boot up, the <code>phy-ulpi</code> kernel driver and/or the according device tree properties have to be modified for enabling this feature. ==== PS_MIO51_501 (Ethernet PHY reset) ====
By default, this signal is connected to the on-board Ethernet PHY reset input as depicted in the above figure. This allows complete software control of PHY hardware reset regardless of the PL status.
For example, this is how the reset signal is handled in the TBD (inserire riferimento al preciso BSPanalizzato):
* U-Boot <code>board_init</code> routine generates a hardware reset pulse. This initializes the component to its default register values, which are partly determined by the PHY's strapping pins.
* Upon boot up, the Linux kernel issues a software reset via the BCMR register. If a hardware reset is required instead, the <code>macb</code> kernel driver and/or the device tree properties have to be modified for enabling this feature.
=== Pins connection ===
