Changes

Jump to: navigation, search

BORA Xpress SOM

817 bytes removed, 09:25, 22 November 2021
Replaced content with "{{subst:Mainpage-som|nome-som=BORA_Xpress|kit-code=XZ7}}"
{{InfoBoxTop}}
{{Applies To BoraX}}
{{InfoBoxBottom}}
{|width="100%" style=Introduction== BORA Xpress (also denoted as BoraX) is the top"border-class Dual Cortexcollapse:collapse; font-A9 + FPGA CPU module by DAVE Embedded Systems, based on the recent Xilinx size:12px"Zynq" XC7Z015 / XC7Z030 application processor.BORA Xpress offers great computational power, thanks to the rich set of peripherals, the Dual Cortex-A9 and the Artix-7 FPGA inside. BORA Xpress is designed in order to keep full compatibility with the ULTRA Line CPU modules, to guarantee the premium quality and technical value of those customers that require top performances. The [[BORA_Xpress_SOM#Hardware | Hardware]] section provides detailed information about hardware interfaces and characteristics. This document will provide a functional overview of the module and will focus on system-related issues. !colspan="3" style=Block diagram== The following picture shows a simplified block diagram of BORA Xpress module. [[File"width:BORA60%; border-Xpressleft:solid 2px #ededed; border-bdright:solid 0px #ededed; border-1600.png|600px|center]] == Product Highlights == * Unmatched performance thanks to Dual ARM Cortextop:solid 2px #ededed;border-A9 @ up to 1GHz* SERDESbottom: Xpress lanes up to 6.25 Gbps* All memories you needsolid 0px #ededed; background-color: on#ededed; font-board NOR and NAND Flash* Enabling smarter system thanks to Artix-7 or Kintex-7 FPGA integrated on-chip* FPGA banks wide range PSU input from 1.2V to 3.3V* Highest security and reliabilitysize: internal voltage monitoring and power good enable* Reduced carrier complexity14px; color: dual CAN, USB, Ethernet GB and native 3.3 V I/O* Easy to fit thanks to its small form factor* Accurate timing application thanks to on#000000; text-board 5ppm RTC* Pin2Pin Compatibility with BORA SOM based on Zynq XC7Z010/XC7Z020 == Feature Summary =={| class="wikitablealign:center" | BORA_Xpress System On Module| align!colspan="center2" style="backgroundwidth:40%; border-left:solid 2px #f0f0f073B2C7;"|'''Feature'''| align="center" style="backgroundborder-right:solid 2px #f0f0f073B2C7;"|'''Specifications'''| align="center" style="backgroundborder-top:solid 2px #f0f0f073B2C7;"|'''Options'''|border-| CPU||Xilinx Dual ARM Cortexbottom:solid 0px #ededed; background-A9<br>ZYNQ XC7Z015/ZC7Z030 @ 666MHz (up to 1GHz) |||color:#ededed; font-| Cache||L1size:14px; color: 32Kbyte instruction, 32Kbyte data<br>L2#000000; text-align: 512Kbyte for each core |center" |BORA_Xpress SOM Evaluation Kit
|-
| RAMstyle="width:30%; border-left:solid 2px #ededed;border-right:solid 0px #ededed;border-top:solid 0px #ededed;border-bottom:solid 0px #ededed; text-align:center; background-color:#ffffff"|<br />[[File:TBD.png|thumb|300px|center|BORA_Xpress SOM TOP view]]|style="width:30%; border-left:solid 0px #ededed;border-right:solid 0px #ededed;border-top:solid 0px #ededed;border-bottom:solid 0px #ededed; text-align:center; background-color:#ffffff"| DDR3 SDRAM @ 533 MHz<br/>Up to 1 GB [[File:TBD.png|thumb|300px|center|BORA_Xpress SOM BOTTOM view]]|style="width:30%; border-left:solid 0px #ededed;border-right:solid 0px #ededed;border-top:solid 0px #ededed;border-bottom:solid 0px #ededed; text-align:center; background-color:#ffffff"|<br /> [[File:TBD.png|thumb|300px|center|BORA_Xpress Block diagram]]|rowspan="2" style="width:40%; border-left:solid 2px #73B2C7;border-right:solid 2px #73B2C7;border-top:solid 0px #73B2C7;border-bottom:solid 2px #73B2C7; text-align:left; background-color:#ffffff"| <br/>[[File:TBD.png|thumb|300px|center|BORA_Xpress SOM Evaluation Kit|link=/BORA_Xpress Evaluation Kit ]] <br/>{{EvaluationKitDocumentation|nome-som=BORA_Xpress }}
|-
| SRAM|| On-chip RAM, 256 KB ||
|-
| Storagestyle="width:25%; border-left:solid 2px #ededed;border-right:solid 0px #ededed;border-top:solid 0px #ededed;border-bottom:solid 2px #ededed; text-align:left; padding:13px; background-color:#ffffff"|* [link_TBD BORA_Xpress SOM Brochure PDF ]* [[/Part number composition|Flash NOR SPI (8, 16 MB)<br>Flash NAND (all sizes up to 1GB, on request) /BORA_Xpress SOM P/N composition]]* [[Dave_Developer%27s_Wiki_Conventions#RSS_Feeds|RSS feeding]]* [[Dave_Developer's_Wiki:General_disclaimer|Disclaimer about this documentation]]* [[/Longevity program | BORA_Xpress SOM Longevity Program]]| style="width:25%; border-left:solid 0px #ededed;border-right:solid 0px #ededed;border-top:solid 0px #ededed;border-bottom:solid 2px #ededed; text-align:left; padding:13px; background-color:#ffffff"|* {{RFQ|product-name=BORA_Xpress SOM}}* {{CustomerService}}* {{ServiceMaintenance}}|style="width:50%; border-left:solid 0px #ededed;border-right:solid 0px #ededed;border-top:solid 0px #ededed;border-bottom:solid 2px #ededed; text-align:left; padding:13px; background-color:#ffffff"|
|-
|+ align="bottom" style="caption-side: bottom" | Table: CPU and Memories
|}
{| class="wikitable" | | align="center" style="background:#f0f0f0;"|'''Feature'''| align="center" style="background:#f0f0f0;"|'''Specifications'''| align="center" style="background:#f0f0f0;"|'''Options'''|-| Coprocessors|| NEON™ & Single / Double Precision<br>Floating Point for each processor|||-| USB||Up to 2x 2.0 OTG ports |||-| UARTs||Up to 2x UART ports |||-| GPIO||Up to x lines, shared with other functions (interrupts available) |||-| Networks||Ethernet 10/100/1000 Mbps |||-| CAN||2x full CAN 2.0B compliant interfaces |||-| SD/MMC||2x SD/SDIO 2.0/MMC3.31 compliant controllers |||-| Serial buses||2x full-duplex SPI ports with three peripheral chip selects<br>2x master and slave I²C interfaces |||-| Timers||2x triple timers/counters (TTC) |||-| RTC ||On board (DS3232), external battery powered |||-| Debug||JTAG IEEE 1149.1 Test Access Port<br>CoreSight™ and Program Trace Macrocell (PTM) |||-|+ align="bottom" style="caption-side: bottom" | Table: Peripherals|} {| class="wikitable" | | align="center" style="background:#f0f0f0;"|'''Feature'''| align="center" style="background:#f0f0f0;"|'''Specifications'''| align="center" style="background:#f0f0f0;"|'''Options'''|-| FPGA models||Artix™-7 / Kintex™-7|||-| Logic cells||74K to 125K|||-| LUTs||46K to 78K|||-| Flip flops||92K to 157K|||-| RAM||3.3Mb to 9.3Mb|||-| DSP slices||160 to 400|||-| Differential pairs||Up to 72 differential pairs for high freq. interfaces|||-| Serial Transceivers||4 Lanes up to 6.6Gbps|-|+ align="bottom" style="caption-side: bottom" | Table: Electrical, Mechanical and Environmental Specifications|}
{| classwidth="wikitable" | | align="center100%" style="backgroundborder-collapse:#f0f0f0collapse;"|'''Feature'''| align="center" style="background:#f0f0f0;"|'''Specifications'''| align="center" style="backgroundfont-size:#f0f0f0;12px"|'''Options'''|-| Supply Voltage||3.3V, on-board voltage regulation|||-| Active power consumption|| Please refer to [[Power_(BORAXpress)| Power consumption]] section|||-| Dimensions||85mm x 50mm|||-| Weight|| |||-| MTBF|| ||
|-
| Operating temperaturestyle="width:30%; border-left:solid 2px #ededed;border-right:solid 2px #ededed;border-top:solid 2px #ededed;border-bottom:solid 2px #ededed; background-color:#ededed; text-align:left; font-size:14px; color:#000000" |Hardware|0..70 °C<br>style="width:1%; border-left:solid 0px #ededed;border-right:solid 0px #ededed;border-top:solid 2px #ffffff;border-40..+85 °Cbottom:solid 0px #ededed; background-color:#ffffff" || style="width:30%; border-left:solid 2px #ededed;border-right:solid 2px #ededed;border-top:solid 2px #ededed;border-bottom:solid 2px #ededed; background-color:#ededed; text-align:left; font-size:14px; color:#000000" |Software| style="width:1%; border-left:solid 0px #ededed;border-right:solid 0px #ededed;border-top:solid 2px #ffffff;border-bottom:solid 0px #ededed; background-color:#ffffff" || style="width:30%; border-left:solid 2px #ededed;border-right:solid 2px #ededed;border-top:solid 2px #ededed;border-bottom:solid 2px #ededed; background-color:#ededed; text-align:left; font-size:14px; color:#000000" |Insights
|-
| Connectorsstyle="width:30%; border-left:solid 2px #ededed;border-right:solid 2px #ededed;border-top:solid 2px #ededed;border-bottom:solid 2px #ededed; background-color:#ffffff; vertical-align:top"|* [[/BORA_Xpress Hardware |3 x 140 pins 0.6mm pitchBORA_Xpress Hardware documentation]]|style="width:1%; border-left:solid 0px #ededed;border-right:solid 0px #ededed;border-top:solid 0px #ededed;border-bottom:solid 2px #ffffff; background-color:#ffffff" ||style="width:30%; border-left:solid 2px #ededed;border-right:solid 2px #ededed;border-top:solid 2px #ededed;border-bottom:solid 2px #ededed; background-color:#ffffff; vertical-align:top"|* LINUX YOCTO Distribution** [[/DESK-XZ7-L | BORA_Xpress Software Linux Kit: DESK-XZ7-L documentation]]* ANDROID Distribution** [[/DESK-XZ7-A | BORA_Xpress Software Android Kit: DESK-XZ7-A documentation]]| style="width:1%; border-left:solid 0px #ededed;border-right:solid 0px #ededed;border-top:solid 0px #ededed;border-bottom:solid 2px #ffffff; background-color:#ffffff" || style="width:30%; border-left:solid 2px #ededed;border-right:solid 2px #ededed;border-top:solid 2px #ededed;border-bottom:solid 2px #ededed; background-color:#ffffff; vertical-align:top"|* [[:Category:BORA_Xpress | Category BORA_Xpress SOM]]* [[TBD | BORA_Xpress Application Notes]]* [[TBD | BORA_Xpress Technical Notes]]* [[TBD | BORA_Xpress White Papers]]* [[TBD | BORA_Xpress Case Histories]]
|-
|+ align="bottom" style="caption-side: bottom" | Table: Electrical, Mechanical and Environmental Specifications
|}
 ==Hardware== Please refer to [[BORA_Xpress_SOM | Harware ManualCategory:BORA_Xpress]] for detailed hardware related information on BORA Xpress SOM. === Design Overview === Please refer to [[Design Overview (BORAXpress)|this page]] for more details. ===Mechanicals=== Please refer to [[Mechanicals (BORAXpress)|this page]] for more details. ===Pinout=== Please refer to [[Pinout (BORAXpress)|this page]] for more details. ===Power=== Please refer to [[Power (BORAXpress)|this page]] for more details. ===Reset scheme=== Bora provides several different resets signals. Please refer to [[Reset scheme (BORAXpress)|Reset scheme]] for more details. ===Processing system (PS) peripherals=== Please refer to [[Processing system peripherals (BORAXpress)|this page]] for more details. ===Programmable logic (PL)=== Please refer to [[Programmable logic (BORAXpress)|this page]] for more details. === RTC === Please refer to [[RTC (BORAXpress)|this page]] for more details. === Thermal IC === Please refer to [[Thermal IC (BORAXpress)|this page]] for more details. === Watchdog === Please refer to [[Watchdog (BORAXpress)|this page]] for more details. == Software ==Reference software is delivered as part of the [[BoraX_Embedded_Linux_Kit_(BXELK)|BoraX Embedded Linux Kit (BXELK)]]. [[BELK/BXELK_software_components|This page]] details how the software is organized. However, reading of [[Host_setup_and_development_flow_(BXELK)|this document]] is recommended to have a complete overview of the kit's organization.
U0007
Bureaucrats, dave_user, Administrators
8,157
edits
Retrieved from "https://wiki.dave.eu/index.php/Special:MobileDiff/15240"

Navigation menu