Open main menu

DAVE Developer's Wiki β

Changes

On board JTAG connector (AxelLite)

797 bytes added, 15:08, 27 March 2014
Created page with "{{InfoBoxTop}} {{AppliesToAxelLite}} {{InfoBoxBottom}} == Introduction == JTAG signals are routed to a dedicated connector (J7) on the Axel Lite PCB. The connector is placed..."
{{InfoBoxTop}}
{{AppliesToAxelLite}}
{{InfoBoxBottom}}

== Introduction ==

JTAG signals are routed to a dedicated connector (J7) on the Axel Lite PCB. The connector is placed on the top side of the PCB, at the upper-right corner (please see the picture below).

[[File:Axellite-jtag-conn.png|500px|frameless|border]]

== J7 - Connector's pinout ==

J7 footprint mates with Samtec FSI-110-03-G-S connector. The following table reports the connector's pinout:

{| class="wikitable"
|-
!Pin#
!Pin name
!Function
!Notes
|-
|1 || DGND || - || -
|-
|2 || JTAG_TCK || - || -
|-
|3 || JTAG_TMS || - || -
|-
|4 || JTAG_TDO || - || -
|-
|5 || JTAG_TDI || - || -
|-
|6 || JTAG_nTRST || - || -
|-
|7 || CPU_PORn || - || -
|-
|8 || N.C. || - || -
|-
|9 || N.C. || - || -
|-
|10 || JTAG_VREF || - || -
|-
|}