Difference between revisions of "ORCA SOM/ORCA Hardware/Power and Reset/System boot"

From DAVE Developer's Wiki
Jump to: navigation, search
(Created page with "{{subst:System_boot | nome-som=ORCA | kit-code=MX8}}")
 
 
(3 intermediate revisions by 2 users not shown)
Line 1: Line 1:
−
<section begin=History/>
+
<section begin="History" />
 
{| style="border-collapse:collapse; "
 
{| style="border-collapse:collapse; "
−
!colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History
+
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History
 
|-  
 
|-  
−
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Version
+
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date
−
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date
+
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes
−
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes
 
 
|-
 
|-
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|X.Y.Z
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |{{oldid|12862|2021/02/03}}
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Month Year
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|TBD
 
 
|-
 
|-
−
|-
+
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |2021/12/13
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|[TBD_link X.Y.Z]
+
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |Add details on BOOT_MODE signals
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Month Year
 
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|TBD
 
−
|-
 
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...
 
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...
 
−
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...
 
 
|-
 
|-
 
|}
 
|}
−
<section end=History/>
+
<section end="History" />
−
<section begin=Body/>
+
<section begin="Body" />
  
 
== System boot ==
 
== System boot ==
Line 31: Line 23:
 
* reads the mode pins to determine the primary boot device
 
* reads the mode pins to determine the primary boot device
 
* once it is satisfied, it executes the boot code
 
* once it is satisfied, it executes the boot code
−
 
−
 
−
 
−
''TBD: le sezioni di seguito sono valide - come esempio per AXEL Lite - da rivedere per gli altri prodotti ''
 
−
 
−
 
 
== Boot options ==
 
== Boot options ==
  
−
Two options are available related to system boot. They are identified by the Boot field of the ordering code as follows:
+
Many options are available related for ORCA SOM System boot. They are selected by the BOOT_MODE[0..2] signals as reported in the following table:
−
* 0: SPI NOR / SD option (SOM code: DXLxxxx0xxR)
+
{| class="wikitable"
−
* 1: NAND / SD option (SOM code: DXLxxxx1xxR)
+
!BOOT_MODE_2
−
For both options the selection of primary boot device is determined by the BOOT_MODE_SEL signal as described in the following sections. BOOT_MODE_SEL is latched when processor reset is released.
+
!BOOT_MODE_1
−
 
+
!BOOT_MODE_0
−
In any case, boot process is managed by on-chip boot ROM code that is described in detail in processor's Reference Manual.
+
!BOOT peripheral
−
 
+
|-
−
=== SPI NOR / SD option ===
+
|0
−
Selection of primary boot device is determined by the BOOT_MODE_SEL signal as follows:
+
|0
−
* BOOT_MODE_SEL = 0
+
|0
−
** primary boot device is SD1
+
|Boot From Internal Fuses
−
* boot ROM will try to boot a valid image from the SD card first, and then from the SPI NOR. In case no valid image is found, boot ROM shall enable USB serial download mode automatically
+
|-
−
* BOOT_MODE_SEL = 1 or floating
+
|0
−
** primary boot device is SPI NOR flash connected to eCSPI1
+
|0
−
** in case no valid image is found in NOR flash, boot ROM shall enable USB serial download mode automatically
+
|1
 +
|USB Serial Download
 +
|-
 +
|0
 +
|1
 +
|0
 +
|USDHC3 (eMMC boot only, SD3 8-bit)
 +
|-
 +
|0
 +
|1
 +
|1
 +
|USDHC2 (SD boot only, SD2)
 +
|-
 +
|1
 +
|0
 +
|0
 +
|NAND 8-bit single device 256 page
 +
|-
 +
|1
 +
|0
 +
|1
 +
|NAND 8-bit single device 512 page
 +
|-
 +
|1
 +
|1
 +
|0
 +
|QSPI 3B Read
 +
|}
 +
When the signals are left floating the primary boot device is set by default to eMMC on SD3.
  
−
=== NAND / SD option ===
+
The BOOT_MODE[0..2] signals are latched when processor reset is released.
−
Selection of primary boot device is determined by the BOOT_MODE_SEL signal as follows:
 
−
* BOOT_MODE_SEL = 0
 
−
** primary boot device is SD1
 
−
** in case no valid image is found in SD card, boot ROM shall enable USB serial download mode automatically
 
−
* BOOT_MODE_SEL = 1 or floating
 
−
** primary boot device is NAND flash
 
−
** in case no valid image is found in NAND flash, boot ROM shall enable USB serial download mode automatically
 
  
−
===Important note for DualLite/Solo based products (''manufacture mode'' management)===
+
The boot process is managed by on-chip boot ROM code: please refer to the processor's Reference Manual for more information.
−
When Dual Lite or Solo processor are used, GPIO_1 and GPIO_4 signals need to be kept high during bootstrap stage in order to prevent the intervention of bootrom's ''manufacture mode''. Bootstrap stage has to be intended as the time elapsing between the release of hardware reset (CPU_PORn) and the execution of the first instruction of user code (typically this is the reset vector of U-Boot boot loader). Please note that, in case GPIO_1 signal is used to implement [[Reset_scheme_(AxelLite)#Handling_CPU-initiated_software_reset|software reset circuit]], it is high during bootstrap stage by design.
 
  
 
----
 
----
  
 
[[Category:ORCA]]
 
[[Category:ORCA]]

Latest revision as of 18:29, 28 December 2023

HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
History
Issue Date Notes

2021/02/03

First release
2021/12/13 Add details on BOOT_MODE signals


System boot[edit | edit source]

The boot process begins at Power On Reset (POR) where the hardware reset logic forces the ARM core to begin execution starting from the on-chip boot ROM. The boot ROM:

  • determines whether the boot is secure or non-secure
  • performs some initialization of the system and clean-ups
  • reads the mode pins to determine the primary boot device
  • once it is satisfied, it executes the boot code

Boot options[edit | edit source]

Many options are available related for ORCA SOM System boot. They are selected by the BOOT_MODE[0..2] signals as reported in the following table:

BOOT_MODE_2 BOOT_MODE_1 BOOT_MODE_0 BOOT peripheral
0 0 0 Boot From Internal Fuses
0 0 1 USB Serial Download
0 1 0 USDHC3 (eMMC boot only, SD3 8-bit)
0 1 1 USDHC2 (SD boot only, SD2)
1 0 0 NAND 8-bit single device 256 page
1 0 1 NAND 8-bit single device 512 page
1 1 0 QSPI 3B Read

When the signals are left floating the primary boot device is set by default to eMMC on SD3.

The BOOT_MODE[0..2] signals are latched when processor reset is released.

The boot process is managed by on-chip boot ROM code: please refer to the processor's Reference Manual for more information.

HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
Retrieved from "https://wiki.dave.eu/index.php?title=ORCA_SOM/ORCA_Hardware/Power_and_Reset/System_boot&oldid=19093"