Open main menu

DAVE Developer's Wiki β

Changes

ORCA SOM/ORCA Hardware/Pinout Table

9,636 bytes removed, 15:49, 8 November 2023
no edit summary
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History
|-
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Version
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes
|-
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |1.0.0{{oldid| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" 14728|Jan 2021/10/01}}| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First documentation release
|-
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |2023/11/08
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |Update information on PMIC_ON_REQ and software reset
|-
|}
<section end="History" /><section begin="Body" />''TBD: modificare la tabella seguente con le caratteristiche dei pin del SOM'' ''TBD: modificare le due tabelle ODD e EVEN con la mappa completa dei pins'' '''TBD: nella tabella naming conventions, inserire il codice dei vari IC presenti (PMIC, PHY ETH, ecc.)'''
==Connectors and Pinout Table==
=== Connectors description ===
In the following table are described all available connectors integrated on [[ORCASOM]]:
{| class="wikitable"
|-
The dedicated carrier board must mount the mating connector and connect the desired peripheral interfaces according to ORCA pinout specifications. See the images below for reference:
[[File:ORCA-top-pin1-259.png|500px|thumb|ORCA TOP view|none]][[File:ORCA-bottom-pin2-260.png|500px|thumb|ORCA BOTTOM view|none]]
===Pinout table naming conventions ===
This chapter contains the pinout description of the ORCA module, grouped in two tables (odd and even pins) that report the pin mapping of the ''TBD: connector type'' 260-pin DDR4 SO-DIMM ORCA connector.
Each row in the pinout tables contains the following information:
* NAND.<x>: pin connected to the flash NAND
* MTR: pin connected to voltage monitors
* SE: pin connected to Secure Element unit <code>SE050</code>
|-
|'''Ball/pin #'''
|
|-
| rowspan="5" |J1.15| rowspan="5" |CPU_ONOFF| rowspan="5" |TBDCPU.ONOFF| rowspan="5" |TBDG22| rowspan="5" |TBDNVCC_SNVS_1V8| rowspan="5" |TBDI/O| rowspan="5" |TBDinternal pull-up 100k to NVCC_SNVS_1V8|Pin ALT-0|TBD
|-
|Pin ALTJ1.17|CPU_PORn|CPU.POR_BPMIC.POR_B|J299|NVCC_SNVS_1V8|I/O|internal pull-1up 100k to NVCC_SNVS_1V8||TBD
|-
|Pin ALT-2J1.19|PMIC_ON_REQ//VMON_RST|CPU.PMIC_ON_REQPMIC.PMIC_ON_REQ|F2239|NVCC_SNVS_1V8|I/O|more information on [[ORCA_SOM/ORCA_Hardware/Power_and_Reset/Reset_scheme_and_control_signals#PMIC_ON_REQ.2F.2FVMON_RST | Reset scheme]] page||TBD
|-
|Pin ALTJ1.21|PMIC_RST_B|PMIC.PMIC_RST_B|8|NVCC_SNVS_1V8|I/O|internal pull-3up 100k to NVCC_SNVS_1V8||TBD
|-
|Pin ALT-5J1.23|BOARD_PGOOD|MTR.RESET_B|2|NVCC_3V3|O|||TBD
|-
| rowspan="5" |J1.1725| rowspan="5" BOOT_MODE0|CPU_PORnCPU.BOOT_MODE0| rowspan="5" |TBDG10| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI| rowspan="5" |TBDinternal 10k pull-up or pull-down| rowspan="5" |TBDaccording to specific model|Pin ALT-0|TBD
|-
|Pin ALTJ1.27|BOOT_MODE1|CPU.BOOT_MODE1|F8|NVCC_3V3|I|internal 10k pull-up or pull-1downaccording to specific model||TBD
|-
|Pin ALTJ1.29|BOOT_MODE2|CPU.BOOT_MODE2|G8|NVCC_3V3|I|internal 10k pull-up or pull-2downaccording to specific model||TBD
|-
|Pin ALT-3J1.31|DGND|TBDDGND|-|Pin ALT-5|TBDG|||
|-
| rowspan="5" |J1.1933| rowspan="5" |PMIC_ON_REQ//VMON_RSTLVDS0_D3_N| rowspan="5" |TBDCPU.LVDS0_D3_N| rowspan="5" |TBDJ28| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.35|LVDS0_D3_P|CPU.LVDS0_D3_P|H29| -1|TBDD|||
|-
|Pin ALTJ1.37|LVDS0_D2_N|CPU.LVDS0_D2_N|H28| -2|TBDD|||
|-
|Pin ALTJ1.39|LVDS0_D2_P|CPU.LVDS0_D2_P|G29| -3|TBDD|||
|-
|Pin ALTJ1.41|LVDS0_CLK_N|CPU.LVDS0_CLK_N|G28| -5|TBDD|||
|-
| rowspan="5" |J1.2143| rowspan="5" |PMIC_RST_BLVDS0_CLK_P| rowspan="5" |TBDCPU.LVDS0_CLK_P| rowspan="5" |TBDF29| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.45|LVDS0_D1_N|CPU.LVDS0_D1_N|F28| -1|TBDD|||
|-
|Pin ALTJ1.47|LVDS0_D1_P|CPU.LVDS0_D1_P|E29| -2|TBDD|||
|-
|Pin ALTJ1.49|LVDS0_D0_N|CPU.LVDS0_D0_N|E28| -3|TBDD|||
|-
|Pin ALTJ1.51|LVDS0_D0_P|CPU.LVDS0_D0_P|D29| -5|TBDD|||
|-
| rowspan="5" |J1.23| rowspan="5" |BOARD_PGOOD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD53| rowspan="5" |TBDDGND| rowspan="5" |TBDDGND|Pin ALT-0|TBD|-|Pin ALT-1G|TBD|-|Pin ALT-2|TBD
|-
|Pin ALTJ1.55|LVDS1_D3_N|CPU.LVDS1_D3_N|D28| -3|TBDD|||
|-
|Pin ALTJ1.57|LVDS1_D3_P|CPU.LVDS1_D3_P|C29| -5|TBDD|||
|-
| rowspan="5" |J1.2559| rowspan="5" |BOOT_MODE0LVDS1_D2_N| rowspan="5" |TBDCPU.LVDS1_D2_N| rowspan="5" |TBDC28| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.61|LVDS1_D2_P|CPU.LVDS1_D2_P|B29| -1|TBDD|||
|-
|Pin ALTJ1.63|LVDS1_CLK_N|CPU.LVDS1_CLK_N|B28| -2|TBDD|||
|-
|Pin ALTJ1.65|LVDS1_CLK_P|CPU.LVDS1_CLK_P|A28| -3|TBDD|||
|-
|Pin ALTJ1.67|LVDS1_D1_N|CPU.LVDS1_D1_N|B27| -5|TBDD|||
|-
| rowspan="5" |J1.27| rowspan="5" |BOOT_MODE1| rowspan="5" |TBD| rowspan="5" |TBD69| rowspan="5" |TBDLVDS1_D1_P| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1CPU.29| rowspan="5" |BOOT_MODE2| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.31|DGND|DGNDLVDS1_D1_P| -A27
| -
|GD
|
|
|
|-
| rowspan="5" |J1.3371| rowspan="5" |LVDS0_D3_NLVDS1_D0_N| rowspan="5" |TBDCPU.LVDS1_D0_N| rowspan="5" |TBDB26| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.73|LVDS1_D0_P|CPU.LVDS1_D0_P|A26| -1|TBDD|||
|-
|Pin ALTJ1.75|DGND|DGND| -2|TBD-|G|||
|-
|Pin ALTJ1.77|MIPI_CSI2_D0_P|CPU.MIPI_CSI2_D0_P|A25| -3|TBDD|||
|-
|Pin ALTJ1.79|MIPI_CSI2_D0_N|CPU.MIPI_CSI2_D0_N|B25| -5|TBDD|||
|-
| rowspan="5" |J1.3581| rowspan="5" |LVDS0_D3_PMIPI_CSI2_D1_P| rowspan="5" |TBDCPU.MIPI_CSI2_D1_P| rowspan="5" |TBDA24| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.83|MIPI_CSI2_D1_N|CPU.MIPI_CSI2_D1_N|B24| -1|TBDD|||
|-
|Pin ALTJ1.85|MIPI_CSI2_CLK_P|CPU.MIPI_CSI2_CLK_P|A23| -2|TBDD|||
|-
|Pin ALTJ1.87|MIPI_CSI2_CLK_N|CPU.MIPI_CSI2_CLK_N|B23| -3|TBDD|||
|-
|Pin ALTJ1.89|MIPI_CSI2_D2_P|CPU.MIPI_CSI2_D2_P|A22| -5|TBDD|||
|-
| rowspan="5" |J1.3791| rowspan="5" |LVDS0_D2_NMIPI_CSI2_D2_N| rowspan="5" |TBDCPU.MIPI_CSI2_D2_N| rowspan="5" |TBDB22| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.93|MIPI_CSI2_D3_P|CPU.MIPI_CSI2_D3_P|A21| -1|TBDD|||
|-
|Pin ALTJ1.95|MIPI_CSI2_D3_N|CPU.MIPI_CSI2_D3_N|B21| -2|TBDD|||
|-
|Pin ALTJ1.97|DGND|DGND| -3|TBD-|G|||
|-
|Pin ALTJ1.99|MIPI_CSI1_D3_P|CPU.MIPI_CSI1_D3_P|D26| -5|TBDD|||
|-
| rowspan="5" |J1.39101| rowspan="5" |LVDS0_D2_PMIPI_CSI1_D3_N| rowspan="5" |TBDCPU.MIPI_CSI1_D3_N| rowspan="5" |TBDE26| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.103|MIPI_CSI1_D2_P|CPU.MIPI_CSI1_D2_P|D24| -1|TBDD|||
|-
|Pin ALTJ1.105|MIPI_CSI1_D2_N|CPU.MIPI_CSI1_D2_N|E24| -2|TBDD|-|Pin ALT-3|TBD
|-
|Pin ALTJ1.107|MIPI_CSI1_CLK_P|CPU.MIPI_CSI1_CLK_P|D22| -5|TBDD|||
|-
| rowspan="5" |J1.41109| rowspan="5" |LVDS0_CLK_NMIPI_CSI1_CLK_N| rowspan="5" |TBDCPU.MIPI_CSI1_CLK_N| rowspan="5" |TBDE22| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.111|MIPI_CSI1_D1_P|CPU.MIPI_CSI1_D1_P|D20| -1|TBDD|||
|-
|Pin ALTJ1.113|MIPI_CSI1_D1_N|CPU.MIPI_CSI1_D1_N|E20| -2|TBDD|||
|-
|Pin ALTJ1.115|MIPI_CSI1_D0_P|CPU.MIPI_CSI1_D0_P|D18| -3|TBDD|||
|-
|Pin ALTJ1.117|MIPI_CSI1_D0_N|CPU.MIPI_CSI1_D0_N|E18| -5|TBDD|||
|-
| rowspan="5" |J1.43119| rowspan="5" |LVDS0_CLK_PDGND| rowspan="5" |TBDDGND| rowspan="5" |TBD-| rowspan="5" |TBD-| rowspan="5" |TBDG| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.121|MIPI_DSI1_D3_P|CPU.MIPI_DSI1_D3_P|A20| -1|TBDD|||
|-
|Pin ALTJ1.123|MIPI_DSI1_D3_N|CPU.MIPI_DSI1_D3_N|B20| -2|TBDD|||
|-
|Pin ALTJ1.125|MIPI_DSI1_D2_P|CPU.MIPI_DSI1_D2_P|A19| -3|TBDD|||
|-
|Pin ALTJ1.127|MIPI_DSI1_D2_N|CPU.MIPI_DSI1_D2_N|B19| -5|TBDD|||
|-
| rowspan="5" |J1.45129| rowspan="5" |LVDS0_D1_NMIPI_DSI1_CLK_P| rowspan="5" |TBDCPU.MIPI_DSI1_CLK_P| rowspan="5" |TBDA18| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.131|MIPI_DSI1_CLK_N|CPU.MIPI_DSI1_CLK_N|B18| -1|TBDD|||
|-
|Pin ALTJ1.133|MIPI_DSI1_D1_P|CPU.MIPI_DSI1_D1_P|A17| -2|TBDD|||
|-
|Pin ALTJ1.135|MIPI_DSI1_D1_N|CPU.MIPI_DSI1_D1_N|B17| -3|TBDD|||
|-
|Pin ALTJ1.137|MIPI_DSI1_D0_P|CPU.MIPI_DSI1_D0_P|A16| -5|TBDD|||
|-
| rowspan="5" |J1.47139| rowspan="5" |LVDS0_D1_PMIPI_DSI1_D0_N| rowspan="5" |TBDCPU.MIPI_DSI1_D0_N| rowspan="5" |TBDB16| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.49| rowspan="5" |LVDS0_D0_N| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.51| rowspan="5" |LVDS0_D0_P| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.53141|DGND|DGND
| -
| -
|
|-
| rowspan="5" |J1.55143| rowspan="5" |LVDS1_D3_NJTAG_MOD| rowspan="5" |TBDCPU.JTAG_MOD| rowspan="5" |TBDG20| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALT-1J1.145|JTAG_TCK|CPU.JTAG_TCK|G18|NVCC_3V3|I/O|||TBD
|-
|Pin ALT-2J1.147|JTAG_TDI|CPU.JTAG_TDI|G16|NVCC_3V3|I|||TBD
|-
|Pin ALT-3J1.149|JTAG_TMS|CPU.JTAG_TMS|G14|NVCC_3V3|I/O|||TBD
|-
|Pin ALT-5J1.151|JTAG_TDO|CPU.JTAG_TDO|F14|NVCC_3V3|O|||TBD
|-
| rowspan="5" |J1.57153| rowspan="5" |LVDS1_D3_PDGND| rowspan="5" |TBDDGND| rowspan="5" |TBD-| rowspan="5" |TBD-| rowspan="5" |TBDG| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.155|PCIE_REF_PAD_CLK_P|CPU.PCIE_REF_PAD_CLK_P|D16| -1|TBDD|||
|-
|Pin ALTJ1.157|PCIE_REF_PAD_CLK_N|CPU.PCIE_REF_PAD_CLK_N|E16| -2|TBDD|||
|-
|Pin ALTJ1.159|PCIE_TXN_P|CPU.PCIE_TXN_P|A15| -3|TBDD|||
|-
|Pin ALTJ1.161|PCIE_TXN_N|CPU.PCIE_TXN_N|B15| -5|TBDD|||
|-
| rowspan="5" |J1.59163| rowspan="5" |LVDS1_D2_NPCIE_RXN_P| rowspan="5" |TBDCPU.PCIE_RXN_P| rowspan="5" |TBDA14| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.165|PCIE_RXN_N|CPU.PCIE_RXN_N|B14| -1|TBDD|||
|-
|Pin ALTJ1.167|DGND|DGND| -2|TBD-|G|||
|-
|Pin ALTJ1.169|USB2_VBUS|USB2_VBUS| -| -|S|See USB section for details (5-320V tolerance)||TBD
|-
|Pin ALTJ1.171|DNU|DNU| -| -5|TBD-|DNU stands for Do Not Use. This pin must be left unconnected/floating.||
|-
| rowspan="5" |J1.61173| rowspan="5" |LVDS1_D2_PUSB2_D_P| rowspan="5" |TBDCPU.USB2_D_P| rowspan="5" |TBDD14| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.175|USB2_D_N|CPU.USB2_D_N|E14| -1|TBDD|||
|-
|Pin ALTJ1.177|DGND|DGND| -2|TBD-|G|||
|-
|Pin ALTJ1.179|USB2_TX_P|CPU.USB2_TX_P|A13| -3|TBDD|||
|-
|Pin ALTJ1.181|USB2_TX_N|CPU.USB2_TX_N|B13| -5|TBDD|||
|-
| rowspan="5" |J1.63183| rowspan="5" |LVDS1_CLK_NUSB2_RX_P| rowspan="5" |TBDCPU.USB2_RX_P| rowspan="5" |TBDA12| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.185|USB2_RX_N|CPU.USB2_RX_N|B12| -1|TBDD|||
|-
|Pin ALTJ1.187|DGND|DGND| -2|TBD-|G|||
|-
|Pin ALT-3J1.189|USB1_VBUS|TBDUSB1_VBUS|-|Pin ALT-|S|See USB section for details (5-20V tolerance)||TBD
|-
| rowspan="5" |J1.65191| rowspan="5" ETH0_INTn|LVDS1_CLK_PLAN.INT_N/PME_N2| rowspan="5" |TBD38| rowspan="5" |TBDVDD_1V8| rowspan="5" |TBDO| rowspan="5" |TBDMust be level translated if used @ 3V3| rowspan="5" |TBDInternally pulled-up to 1.8V|Pin ALT-0|TBD
|-
|Pin ALTJ1.193|USB1_D_P|CPU.USB1_D_P|D10| -1|TBDD|||
|-
|Pin ALTJ1.195|USB1_D_N|CPU.USB1_D_N|E10| -2|TBDD|||
|-
|Pin ALTJ1.197|DGND|DGND| -3|TBD-|G|||
|-
|Pin ALTJ1.199|USB1_TX_P|CPU.USB1_TX_P|A10| -5|TBDD|||
|-
|J1.201|USB1_TX_N|CPU.USB1_TX_N|B10| -|D||||-|J1.203|USB1_RX_P|CPU.USB1_RX_P|A9| -|D||||-|J1.205|USB1_RX_N|CPU.USB1_RX_N|B9| -|D||||-|J1.207|DGND|DGND| -| -|G||||-| rowspan="56" |J1.67209| rowspan="56" |LVDS1_D1_NGPIO1_IO08| rowspan="56" |TBDCPU.GPIO1_IO08| rowspan="56" |TBDA8| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDGPIO1_IO08
|-
|Pin ALT-1
|TBDENET_QOS_1588_EVENT0_IN
|-
|Pin ALT-2
|TBDPWM1_OUT
|-
|Pin ALT-3
|TBDISP_PRELIGHT_TRIG_1|-|Pin ALT-4|ENET_QOS_1588_EVENT0_AUX_IN
|-
|Pin ALT-5
|TBDUSDHC2_RESET_B
|-
| rowspan="5" |J1.69211| rowspan="5" |LVDS1_D1_PGPIO1_IO11| rowspan="5" |TBDCPU.GPIO1_IO11| rowspan="5" |TBDD8| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDGPIO1_IO11
|-
|Pin ALT-1
|TBDUSB2_OTG_ID
|-
|Pin ALT-2
|TBDPWM2_OUT
|-
|Pin ALT-34|TBDUSDHC3_VSELECT
|-
|Pin ALT-5
|TBDCCM_PMIC_READY
|-
| rowspan="56" |J1.71213| rowspan="56" |LVDS1_D0_NGPIO1_IO09| rowspan="56" |TBDCPU.GPIO1_IO09| rowspan="56" |TBDB8| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDGPIO1_IO09
|-
|Pin ALT-1
|TBDENET_QOS_1588_EVENT0_OUT
|-
|Pin ALT-2
|TBDPWM2_OUT
|-
|Pin ALT-3
|TBDISP_SHUTTER_OPEN_1|-|Pin ALT-4|USDHC3_RESET_B
|-
|Pin ALT-5
|TBDSDMA2_EXT_EVENT00
|-
| rowspan="54" |J1.73215| rowspan="54" |LVDS1_D0_PGPIO1_IO00| rowspan="54" |TBDCPU.GPIO1_IO00| rowspan="54" |TBDA7| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDGPIO1_IO00
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDCCM_ENET_PHY_REF_CLK_ROOT
|-
|Pin ALT-3
|TBDISP_FL_TRIG_0
|-
|Pin ALT-56|TBDCCM_EXT_CLK1
|-
|J1.75|DGND|DGND| -| -|G||||-| rowspan="54" |J1.77217| rowspan="54" |MIPI_CSI2_D0_PGPIO1_IO01| rowspan="54" |TBDCPU.GPIO1_IO01| rowspan="54" |TBDE8| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD|Pin ALT-0|TBDGPIO1_IO01
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDPWM1_OUT
|-
|Pin ALT-3
|TBDISP_SHUTTER_TRIG_0
|-
|Pin ALT-56|TBDCCM_EXT_CLK2
|-
| rowspan="53" |J1.79219| rowspan="53" |MIPI_CSI2_D0_NGPIO1_IO10| rowspan="53" |TBDCPU.GPIO1_IO10| rowspan="53" |TBDB7| rowspan="53" |TBDNVCC_3V3| rowspan="53" |TBDI/O| rowspan="53" |TBD
|Pin ALT-0
|TBDGPIO1_IO10
|-
|Pin ALT-1
|TBDUSB1_OTG_ID
|-
|Pin ALT-2
|TBDPWM3_OUT|-| rowspan="3" |J1.221| rowspan="3" |GPIO1_IO13| rowspan="3" |CPU.GPIO1_IO13| rowspan="3" |A6| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||Pin ALT-0|GPIO1_IO13
|-
|Pin ALT-31|TBDTUSB1_OTG_OCBD
|-
|Pin ALT-5
|TBDPWM2_OUT
|-
| rowspan="53" |J1.81223| rowspan="53" |MIPI_CSI2_D1_PGPIO1_IO12| rowspan="53" |TBDCPU.GPIO1_IO12| rowspan="53" |TBDA5| rowspan="53" |TBDNVCC_3V3| rowspan="53" |TBDI/O| rowspan="53" |TBD
|Pin ALT-0
|TBDGPIO1_IO12
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBDUSB1_OTG_PWR
|-
|Pin ALT-5
|TBDSDMA2_EXT_EVENT01
|-
| rowspan="5" |J1.83225| rowspan="5" |MIPI_CSI2_D1_NGPIO1_IO07| rowspan="5" |TBDCPU.GPIO1_IO07| rowspan="5" |TBDF6| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDGPIO1_IO07
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDENET_QOS_MDIO
|-
|Pin ALT-3
|TBDISP_FLASH_TRIG_1
|-
|Pin ALT-5
|TBDUSDHC1_WP|-|Pin ALT-6|CCM_EXT_CLK4
|-
| rowspan="5" |J1.85227| rowspan="5" |MIPI_CSI2_CLK_PGPIO1_IO15| rowspan="5" |TBDCPU.GPIO1_IO15| rowspan="5" |TBDB5| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDGPIO1_IO15
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDUSB2_OTG_OC
|-
|Pin ALT-34|TBDUSDHC3_WP
|-
|Pin ALT-5
|TBDPWM4_OUT
|-
| rowspan="5" |J1.87| rowspan="5" |MIPI_CSI2_CLK_N| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-06|TBDCCM_CLKO2
|-
|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.89229| rowspan="5" |MIPI_CSI2_D2_PGPIO1_IO14| rowspan="5" |TBDCPU.GPIO1_IO14| rowspan="5" |TBDA4| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDGPIO1_IO14
|-
|Pin ALT-1
|TBDUSB2_OTG_PWR
|-
|Pin ALT-24|TBDUSDHC3_CD_B
|-
|Pin ALT-35|TBDPWM3_OUT
|-
|Pin ALT-56|TBDCCM_CLKO1
|-
| rowspan="54" |J1.91231| rowspan="54" |MIPI_CSI2_D2_NGPIO1_IO05| rowspan="54" |TBDCPU.GPIO1_IO05| rowspan="54" |TBDB4| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDGPIO1_IO05
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDM7_NMI
|-
|Pin ALT-3
|TBDISP_FL_TRIG_1
|-
|Pin ALT-56|TBDCCM_PMIC_READY
|-
| rowspan="5" |J1.93233| rowspan="5" |MIPI_CSI2_D3_PGPIO1_IO06| rowspan="5" |TBDCPU.GPIO1_IO06| rowspan="5" |TBDA3| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDGPIO1_IO06
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDENET_QOS_MDC
|-
|Pin ALT-3
|TBDISP_SHUTTER_TRIG_1
|-
|Pin ALT-5
|TBDUSDHC1_CD_B
|-
| rowspan="5" |J1.95| rowspan="5" |MIPI_CSI2_D3_N| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-06|TBDCCM_EXT_CLK3
|-
|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.97235
|DGND
|DGND
|
|-
| rowspan="5" |J1.99237| rowspan="5" |MIPI_CSI1_D3_PETH0_TXRX3_M| rowspan="5" |TBDLAN.TXTRM_D| rowspan="5" |TBD11| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.239|ETH0_TXRX3_P|LAN.TXTRP_D|10| -1|TBDD|||
|-
|Pin ALTJ1.241|ETH0_TXRX2_M|LAN.TXTRM_C|8| -2|TBDD|||
|-
|Pin ALTJ1.243|ETH0_TXRX2_P|LAN.TXTRP_C|7| -3|TBDD|||
|-
|Pin ALTJ1.245|ETH0_TXRX1_M|LAN.TXTRM_B|6| -5|TBDD|||
|-
| rowspan="5" |J1.101247| rowspan="5" |MIPI_CSI1_D3_NETH0_TXRX1_P| rowspan="5" |TBDLAN.TXTRP_B| rowspan="5" |TBD| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.249|ETH0_TXRX0_M|LAN.TXTRM_A|3| -1|TBDD|-|Pin ALT-2|TBD
|-
|Pin ALTJ1.251|ETH0_TXRX0_P|LAN.TXTRP_A|2| -3|TBDD|||
|-
|Pin ALTJ1.253|DGND|DGND| -5|TBD-|G|||
|-
| rowspan="5" |J1.103255| rowspan="5" ETH0_LED1|MIPI_CSI1_D2_PLAN.LED2| rowspan="5" |TBD15| rowspan="5" |TBDVDD_1V8| rowspan="5" |TBDO| rowspan="5" |TBDMust be level translated if used @ 3V3| rowspan="5" |TBDInternally pulled-up to 1.8V during bootstrap|Pin ALT-0|TBD
|-
|Pin ALTJ1.257|ETH0_LED2|LAN.LED1/PME_N1|17|VDD_1V8|O|Must be level translated if used @ 3V3Internally pulled-up to 1.8V during bootstrap||TBD
|-
|Pin ALT-2J1.259|DGND|TBDDGND|-|Pin ALT-3|TBDG|-|Pin ALT-5|TBD
|-
| rowspan} ==Pinout Table EVEN pins declaration == {| class="5wikitable" |J1.105| rowspan! latexfontsize="5scriptsize" |MIPI_CSI1_D2_NPin | rowspan! latexfontsize="5scriptsize" |TBDPin Name| rowspan! latexfontsize="5scriptsize" |TBDInternal Connections | rowspan! latexfontsize="5scriptsize" |TBDBall/pin # | rowspan! latexfontsize="5scriptsize" |TBDVoltage domain| rowspan! latexfontsize="5scriptsize" |TBDType ! latexfontsize="scriptsize" |Pin ALT-0Notes! colspan="2" latexfontsize="scriptsize" |TBDAlternative Functions
|-
|Pin ALTJ1.2|DGND|DGND| -1|TBD-|G|||
|-
|Pin ALT-2J1.4|VIN_SOM|TBDINPUT VOLTAGE|-|Pin ALT-3.3VIN|S|||TBD
|-
|Pin ALTJ1.6|VIN_SOM|INPUT VOLTAGE| -5|TBD3.3VIN|S|||
|-
| rowspan="5" |J1.1078| rowspan="5" |MIPI_CSI1_CLK_PVIN_SOM| rowspan="5" |TBDINPUT VOLTAGE| rowspan="5" |TBD-| rowspan="5" |TBD3.3VIN| rowspan="5" |TBDS| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.10|VIN_SOM|INPUT VOLTAGE| -1|TBD3.3VIN|S|-|Pin ALT-2|TBD
|-
|Pin ALTJ1.12|VIN_SOM|INPUT VOLTAGE| -|3.3VIN|S|||TBD
|-
|Pin ALTJ1.14|DGND|DGND| -5|TBD-|G|||
|-
| rowspan="5" |J1.10916| rowspan="5" |MIPI_CSI1_CLK_NSD1_CLK| rowspan="5" |TBDCPU.SD1_CLK| rowspan="5" |TBDW28| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDUSDHC1_CLK
|-
|Pin ALT-1
|TBDENET1_MDC
|-
|Pin ALT-23|TBDI2C5_SCL
|-
|Pin ALT-34|TBDUART1_TX
|-
|Pin ALT-5
|TBDGPIO2_IO[0]
|-
| rowspan="5" |J1.11118| rowspan="5" |MIPI_CSI1_D1_PSD1_CMD| rowspan="5" |TBDCPU.SD1_CMD| rowspan="5" |TBDW29| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDUSDHC1_CMD
|-
|Pin ALT-1
|TBDENET1_MDIO
|-
|Pin ALT-23|TBDI2C5_SDA
|-
|Pin ALT-34|TBDUART1_RX
|-
|Pin ALT-5
|TBDGPIO2_IO[1]
|-
| rowspan="5" |J1.11320| rowspan="5" |MIPI_CSI1_D1_NSD1_DATA0| rowspan="5" |TBDCPU.SD1_DATA0| rowspan="5" |TBDY29| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDUSDHC1_DATA0
|-
|Pin ALT-1
|TBDENET1_RGMII_TD1
|-
|Pin ALT-23|TBDI2C6_SCL
|-
|Pin ALT-34|TBDUART1_RTS_B
|-
|Pin ALT-5
|TBDGPIO2_IO[2]
|-
| rowspan="5" |J1.11522| rowspan="5" |MIPI_CSI1_D0_PSD1_DATA1| rowspan="5" |TBDCPU.SD1_DATA1| rowspan="5" |TBDY28| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDUSDHC1_DATA1
|-
|Pin ALT-1
|TBDENET1_RGMII_TD0
|-
|Pin ALT-23|TBDI2C6_SDA
|-
|Pin ALT-34|TBDUART1_CTS_B
|-
|Pin ALT-5
|TBDGPIO2_IO[3]
|-
| rowspan="5" |J1.11724| rowspan="5" |MIPI_CSI1_D0_NSD1_DATA2| rowspan="5" |TBDCPU.SD1_DATA2| rowspan="5" |TBDV29| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDUSDHC1_DATA2
|-
|Pin ALT-1
|TBDENET1_RGMII_RD0
|-
|Pin ALT-23|TBDI2C4_SCL
|-
|Pin ALT-34|TBDUART2_TX
|-
|Pin ALT-5
|TBDGPIO2_IO[4]
|-
|J1.119|DGND|DGND| -| -|G||||-| rowspan="5" |J1.12126| rowspan="5" |MIPI_DSI1_D3_PSD1_DATA3| rowspan="5" |TBDCPU.SD1_DATA3| rowspan="5" |TBDV28| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDUSDHC1_DATA3
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDENET1_RGMII_RD1
|-
|Pin ALT-3
|TBDI2C4_SDA|-|Pin ALT-4|UART2_RX
|-
|Pin ALT-5
|TBDGPIO2_IO[5]
|-
| rowspan="5" |J1.12328| rowspan="5" |MIPI_DSI1_D3_NSD1_DATA4| rowspan="5" |TBDCPU.SD1_DATA4| rowspan="5" |TBDU26| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDUSDHC1_DATA4
|-
|Pin ALT-1
|TBDENET1_RGMII_TX_CTL
|-
|Pin ALT-23|TBDI2C1_SCL
|-
|Pin ALT-34|TBDUART2_RTS_B
|-
|Pin ALT-5
|TBDGPIO2_IO[6]
|-
| rowspan="5" |J1.12530| rowspan="5" |MIPI_DSI1_D2_PSD1_DATA5| rowspan="5" |TBDCPU.SD1_DATA5| rowspan="5" |TBDAA29| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDUSDHC1_DATA5
|-
|Pin ALT-1
|TBDENET1_TX_ER
|-
|Pin ALT-23|TBDI2C1_SDA
|-
|Pin ALT-34|TBDUART2_CTS_B
|-
|Pin ALT-5
|TBDGPIO2_IO[7]
|-
| rowspan="56" |J1.12732| rowspan="56" |MIPI_DSI1_D2_NSD1_DATA6| rowspan="56" |TBDCPU.SD1_DATA6| rowspan="56" |TBDAA28| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDUSDHC1_DATA6
|-
|Pin ALT-1
|TBDFLEXSPI_B_DATA[2]
|-
|Pin ALT-2
|TBDUSDHC3_DATA2
|-
|Pin ALT-3
|TBDFLEXSPI_A_DATA[6]|-|Pin ALT-4|ISP_PRELIGHT_TRIG_1
|-
|Pin ALT-5
|TBDGPIO3_IO[12]
|-
| rowspan="5" |J1.12934| rowspan="5" |MIPI_DSI1_CLK_PSD1_DATA7| rowspan="5" |TBDCPU.SD1_DATA7| rowspan="5" |TBDU25| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDUSDHC1_DATA7
|-
|Pin ALT-1
|TBDENET1_RX_ER
|-
|Pin ALT-23|TBDI2C2_SDA
|-
|Pin ALT-34|TBDUART3_RX
|-
|Pin ALT-5
|TBDGPIO2_IO[9]
|-
| rowspan="5" |J1.13136| rowspan="5" |MIPI_DSI1_CLK_NSD1_RESET_B| rowspan="5" |TBDCPU.SD1_RESET_B| rowspan="5" |TBDW25| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDUSDHC1_RESET_B
|-
|Pin ALT-1
|TBDENET1_TX_CLK
|-
|Pin ALT-23|TBDI2C3_SCL
|-
|Pin ALT-34|TBDUART3_RTS_B
|-
|Pin ALT-5
|TBDGPIO2_IO[10]
|-
| rowspan="54" |J1.13338| rowspan="54" |MIPI_DSI1_D1_PSD1_STROBE| rowspan="54" |TBDCPU.SD1_STROBE| rowspan="54" |TBDW26| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDUSDHC1_STROBE
|-
|Pin ALT-13|TBD|-|Pin ALT-2|TBDI2C3_SDA
|-
|Pin ALT-34|TBDUART3_CTS_B
|-
|Pin ALT-5
|TBDGPIO2_IO[11]
|-
| rowspan="5" |J1.13540| rowspan="5" |MIPI_DSI1_D1_NDGND| rowspan="5" |TBDDGND| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD-|Pin ALT-0|TBDG|-|Pin ALT-1|TBD
|-
|Pin ALT-rowspan="2" |J1.42| rowspan="2" |SD2_CD_B| rowspan="2" |CPU.SD2_CD_B| rowspan="2" |AD29| rowspan="2" |NVCC_3V3|TBDrowspan="2" |I/O|-rowspan="2" ||Pin ALT-30|TBDUSDHC2_CD_B
|-
|Pin ALT-5
|TBDGPIO2_IO[12]
|-
| rowspan="54" |J1.13744| rowspan="54" |MIPI_DSI1_D0_PSD2_CLK| rowspan="54" |TBDCPU.SD2_CLK| rowspan="54" |TBDAB29| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBD|-|Pin ALT-1|TBDUSDHC2_CLK
|-
|Pin ALT-2
|TBDECSPI2_SCLK
|-
|Pin ALT-3
|TBDUART4_RX
|-
|Pin ALT-5
|TBDGPIO2_IO[13]
|-
| rowspan="5" |J1.13946| rowspan="5" |MIPI_DSI1_D0_NSD2_CMD| rowspan="5" |TBDCPU.SD2_CMD| rowspan="5" |TBDAB28| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBD|-|Pin ALT-1|TBDUSDHC2_CMD
|-
|Pin ALT-2
|TBDECSPI2_MOSI
|-
|Pin ALT-3
|TBDUART4_TX|-|Pin ALT-4|AUDIOMIX_CLK
|-
|Pin ALT-5
|TBDGPIO2_IO[14]
|-
|J1.141|DGND|DGND| -| -|G||||-| rowspan="5" |J1.14348| rowspan="5" |JTAG_MODSD2_DATA0| rowspan="5" |TBDCPU.SD2_DATA0| rowspan="5" |TBDAC28| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBD|-|Pin ALT-1|TBDUSDHC2_DATA0
|-
|Pin ALT-2
|TBDI2C4_SDA
|-
|Pin ALT-3
|TBDUART2_RX|-|Pin ALT-4|AUDIOMIX_BIT_STREAM[0]
|-
|Pin ALT-5
|TBDGPIO2_IO[15]
|-
| rowspan="5" |J1.14550| rowspan="5" |JTAG_TCKSD2_DATA1| rowspan="5" |TBDCPU.SD2_DATA1| rowspan="5" |TBDAC29| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBD|-|Pin ALT-1|TBDUSDHC2_DATA1
|-
|Pin ALT-2
|TBDI2C4_SCL
|-
|Pin ALT-3
|TBDUART2_TX|-|Pin ALT-4|AUDIOMIX_BIT_STREAM[1]
|-
|Pin ALT-5
|TBDGPIO2_IO[16]
|-
| rowspan="5" |J1.14752| rowspan="5" |JTAG_TDISD2_DATA2| rowspan="5" |TBDCPU.SD2_DATA2| rowspan="5" |TBDAA26| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBD|-|Pin ALT-1|TBDUSDHC2_DATA2
|-
|Pin ALT-2
|TBDECSPI2_SS0
|-
|Pin ALT-3
|TBDAUDIOMIX_SPDIF_OUT|-|Pin ALT-4|AUDIOMIX_BIT_STREAM[2]
|-
|Pin ALT-5
|TBDGPIO2_IO[17]
|-
| rowspan="56" |J1.14954| rowspan="56" |JTAG_TMSSD2_DATA3| rowspan="56" |TBDCPU.SD2_DATA3| rowspan="56" |TBDAA25| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBD|-|Pin ALT-1|TBDUSDHC2_DATA3
|-
|Pin ALT-2
|TBDECSPI2_MISO
|-
|Pin ALT-3
|TBDAUDIOMIX_SPDIF_IN|-|Pin ALT-4|AUDIOMIX_BIT_STREAM[3]
|-
|Pin ALT-5
|TBDGPIO2_IO[18]|-|Pin ALT-6|SRC_EARLY_RESET
|-
| rowspan="53" |J1.15156| rowspan="53" |JTAG_TDOSD2_RESET_B| rowspan="53" |TBDCPU.SD2_RESET_B| rowspan="53" |TBDAD28| rowspan="53" |TBDNVCC_3V3| rowspan="53" |TBDI/O| rowspan="53" |TBD
|Pin ALT-0
|TBDUSDHC2_RESET_B
|-
|Pin ALT-15|TBDGPIO2_IO[19]
|-
|Pin ALT-26|TBDSRC_SYSTEM_RESET
|-
| rowspan="3" |J1.58| rowspan="3" |SD2_WP| rowspan="3" |CPU.SD2_WP| rowspan="3" |AC26| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||Pin ALT-30|TBDUSDHC2_WP
|-
|Pin ALT-5
|TBDGPIO2_IO[20]|-|Pin ALT-6|CORESIGHT_EVENTI|-|J1.58(both NAND and NOR on board)|SD2_WP|CPU.SD2_WP|AC26|NVCC_3V3|O|internal use forNAND/NOR selection, do not connect||
|-
|J1.15360
|DGND
|DGND
|
|-
| rowspan="5" |J1.15562| rowspan="5" |PCIE_REF_PAD_CLK_PCLKIN1| rowspan="5" |TBDCPU.CLKIN1| rowspan="5" |TBDK28| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALT-1J1.64|CLKIN2|CPU.CLKIN2|L28|NVCC_3V3|I|||TBD
|-
|Pin ALTJ1.66|DGND|DGND| -| -|G||||-2|TBDJ1.68|CLKOUT1|CPU.CLKOUT1|K29|NVCC_3V3|O|||
|-
|Pin ALT-3J1.70|CLKOUT2|CPU.CLKOUT2|L29|NVCC_3V3|O|||TBD
|-
|Pin ALTJ1.72|DGND|DGND| -5|TBD-|G|||
|-
| rowspan="54" |J1.15774| rowspan="54" |PCIE_REF_PAD_CLK_NHDMI_CEC| rowspan="54" |TBDCPU.HDMI_CEC| rowspan="54" |TBDAD22| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDHDMIMIX_EARC_CEC
|-
|Pin ALT-13|TBDI2C6_SCL
|-
|Pin ALT-24|TBDCAN2_TX
|-
|Pin ALT-35|TBDGPIO3_IO[28]
|-
|Pin ALT-5|TBD|-| rowspan="54" |J1.15976| rowspan="54" |PCIE_TXN_PHDMI_DDC_SCL| rowspan="54" |TBDCPU.HDMI_DDC_SCL| rowspan="54" |TBDAC22| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDHDMIMIX_EARC_SCL
|-
|Pin ALT-13|TBDI2C5_SCL
|-
|Pin ALT-24|TBD|-|Pin ALT-3|TBDCAN1_TX
|-
|Pin ALT-5
|TBDGPIO3_IO[26]
|-
| rowspan="54" |J1.16178| rowspan="54" |PCIE_TXN_NHDMI_DDC_SDA| rowspan="54" |TBDCPU.HDMI_DDC_SDA| rowspan="54" |TBDAF22| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDHDMIMIX_EARC_SDA
|-
|Pin ALT-13|TBD|-|Pin ALT-2|TBDI2C5_SDA
|-
|Pin ALT-34|TBDCAN1_RX
|-
|Pin ALT-5
|TBDGPIO3_IO[27]
|-
| rowspan="5" |J1.16380| rowspan="5" |PCIE_RXN_PHDMI_HPD| rowspan="5" |TBDCPU.HDMI_HPD| rowspan="5" |TBDAE22| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDHDMIMIX_EARC_DC_HPD
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDAUDIOMIX_EARC_HDMI_HPD_O
|-
|Pin ALT-3
|TBDI2C6_SDA
|-
|Pin ALT-54|TBD|-| rowspan="5" |J1.165| rowspan="5" |PCIE_RXN_N| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBDCAN2_RX
|-
|Pin ALT-5
|TBDGPIO3_IO[29]
|-
|J1.16782
|DGND
|DGND
|
|-
| rowspan="5" |J1.16984| rowspan="5" |USB2_VBUSHDMI_TXC_N| rowspan="5" |TBDCPU.HDMI_TXC_N| rowspan="5" |TBDAJ24| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.86|HDMI_TXC_P|CPU.HDMI_TXC_P|AH24| -1|TBDD|||
|-
|Pin ALTJ1.88|HDMI_TX0_N|CPU.HDMI_TX0_N|AJ25| -2|TBDD|||
|-
|Pin ALTJ1.90|HDMI_TX0_P|CPU.HDMI_TX0_P|AH25| -3|TBDD|||
|-
|Pin ALTJ1.92|HDMI_TX1_N|CPU.HDMI_TX1_N|AJ26| -5|TBDD|||
|-
| rowspan="5" |J1.17194| rowspan="5" |USB2_IDHDMI_TX1_P| rowspan="5" |TBDCPU.HDMI_TX1_P| rowspan="5" |TBDAH26| rowspan="5" |TBD-| rowspan="5" |TBDD| rowspan="5" |TBD|Pin ALT-0|TBD
|-
|Pin ALTJ1.96|HDMI_TX2_N|CPU.HDMI_TX2_N|AJ27| -1|TBDD|||
|-
|Pin ALTJ1.98|HDMI_TX2_P|CPU.HDMI_TX2_P|AH27| -2|TBDD|||
|-
|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.173| rowspan="5" |USB2_D_P| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.175| rowspan="5" |USB2_D_N| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.177100
|DGND
|DGND
|
|-
|J1.102|EARC_P_UTIL|CPU.EARC_P_UTIL|AJ23|VDDA_1V8|D||||-|J1.104|EARC_N_HPD|CPU.EARC_N_HPD|AH22|VDDA_1V8|D||||-|J1.106|EARC_AUX|CPU.EARC_AUX|AH23|VDDA_1V8|I/O||||-|J1.108|DGND|DGND| -| -|G||||-| rowspan="5" |J1.179110| rowspan="5" |USB2_TX_PECSPI1_MISO| rowspan="5" |TBDCPU.ECSPI1_MISO| rowspan="5" |TBDAD20| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD|Pin ALT-0|TBDECSPI1_MISO
|-
|Pin ALT-1
|TBDUART3_CTS_B
|-
|Pin ALT-2
|TBDI2C2_SCL
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI7_RX_DATA[0]
|-
|Pin ALT-5
|TBDGPIO5_IO[8]
|-
| rowspan="5" |J1.181112| rowspan="5" |USB2_TX_NECSPI1_MOSI| rowspan="5" |TBDCPU.ECSPI1_MOSI| rowspan="5" |TBDAC20| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDECSPI1_MOSI
|-
|Pin ALT-1
|TBDUART3_TX
|-
|Pin ALT-2
|TBDI2C1_SDA
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI7_RX_BCLK
|-
|Pin ALT-5
|TBDGPIO5_IO[7]
|-
| rowspan="5" |J1.183114| rowspan="5" |USB2_RX_PECSPI1_SCLK| rowspan="5" |TBDCPU.ECSPI1_SCLK| rowspan="5" |TBDAF20| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDECSPI1_SCLK
|-
|Pin ALT-1
|TBDUART3_RX
|-
|Pin ALT-2
|TBDI2C1_SCL
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI7_RX_SYNC
|-
|Pin ALT-5
|TBDGPIO5_IO[6]
|-
| rowspan="5" |J1.185116| rowspan="5" |USB2_RX_NECSPI1_SS0| rowspan="5" |TBDCPU.ECSPI1_SS0| rowspan="5" |TBDAE20| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDECSPI1_SS0
|-
|Pin ALT-1
|TBDUART3_RTS_B
|-
|Pin ALT-2
|TBDI2C2_SDA
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI7_TX_SYNC
|-
|Pin ALT-5
|TBDGPIO5_IO[9]
|-
|J1.187118
|DGND
|DGND
|
|-
| rowspan="56" |J1.189120| rowspan="56" |USB1_VBUSECSPI2_MISO| rowspan="56" |TBDCPU.ECSPI2_MISO| rowspan="56" |TBDAH20| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDECSPI2_MISO
|-
|Pin ALT-1
|TBDUART4_CTS_B
|-
|Pin ALT-2
|TBDI2C4_SCL
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI7_MCLK|-|Pin ALT-4|CCM_CLKO1
|-
|Pin ALT-5
|TBDGPIO5_IO[12]
|-
| rowspan="5" |J1.191122| rowspan="5" |USB1_IDECSPI2_MOSI| rowspan="5" |TBDCPU.ECSPI2_MOSI| rowspan="5" |TBDAJ21| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDECSPI2_MOSI
|-
|Pin ALT-1
|TBDUART4_TX
|-
|Pin ALT-2
|TBDI2C3_SDA
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI7_TX_DATA[0]
|-
|Pin ALT-5
|TBDGPIO5_IO[11]
|-
| rowspan="5" |J1.193124| rowspan="5" |USB1_D_PECSPI2_SCLK| rowspan="5" |TBDCPU.ECSPI2_SCLK| rowspan="5" |TBDAH21| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDECSPI2_SCLK
|-
|Pin ALT-1
|TBDUART4_RX
|-
|Pin ALT-2
|TBDI2C3_SCL
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI7_TX_BCLK
|-
|Pin ALT-5
|TBDGPIO5_IO[10]
|-
| rowspan="5" |J1.195126| rowspan="5" |USB1_D_NECSPI2_SS0| rowspan="5" |TBDCPU.ECSPI2_SS0| rowspan="5" |TBDAJ22| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDECSPI2_SS0
|-
|Pin ALT-1
|TBDUART4_RTS_B
|-
|Pin ALT-2
|TBDI2C4_SDA
|-
|Pin ALT-34|TBDCCM_CLKO2
|-
|Pin ALT-5
|TBDGPIO5_IO[13]
|-
|J1.197128
|DGND
|DGND
|
|-
| rowspan="54" |J1.199130| rowspan="54" |USB1_TX_PSPDIF_EXT_CLK//ISP_FL_TRIG_0| rowspan="54" |TBDCPU.SPDIF_EXT_CLK| rowspan="54" |TBDAC18| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBDHardware mounting option depending on order codeSPDIF or ISP (*)
|Pin ALT-0
|TBDAUDIOMIX_SPDIF_EXT_CLK
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDPWM1_OUT
|-
|Pin ALT-3
|TBDGPT1_COMPARE3
|-
|Pin ALT-5
|TBDGPIO5_IO[5]
|-
| rowspan="56" |J1.201132| rowspan="56" |USB1_TX_NSPDIF_RX//ISP_SHUTTER_TRIG_0| rowspan="56" |TBDCPU.SPDIF_RX| rowspan="56" |TBDAD18| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBDHardware mounting option depending on order codeSPDIF or ISP (*)
|Pin ALT-0
|TBDAUDIOMIX_SPDIF_IN
|-
|Pin ALT-1
|TBDPWM2_OUT
|-
|Pin ALT-2
|TBDI2C5_SDA
|-
|Pin ALT-3
|TBDGPT1_COMPARE2|-|Pin ALT-4|CAN1_RX
|-
|Pin ALT-5
|TBDGPIO5_IO[4]
|-
| rowspan="56" |J1.203134| rowspan="56" |USB1_RX_PSPDIF_TX//ISP_FLASH_TRIG_0| rowspan="56" |TBDCPU.SPDIF_TX| rowspan="56" |TBDAE18| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBDHardware mounting option depending on order codeSPDIF or ISP (*)
|Pin ALT-0
|TBDAUDIOMIX_SPDIF_OUT
|-
|Pin ALT-1
|TBDPWM3_OUT
|-
|Pin ALT-2
|TBDI2C5_SCL
|-
|Pin ALT-3
|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.205| rowspan="5" |USB1_RX_N| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBDGPT1_COMPARE1
|-
|Pin ALT-14|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBDCAN1_TX
|-
|Pin ALT-5
|TBDGPIO5_IO[3]
|-
|J1.207136
|DGND
|DGND
|
|-
| rowspan="57" |J1.209138| rowspan="57" |GPIO1_IO08SAI2_MCLK| rowspan="57" |TBDCPU.SAI2_MCLK| rowspan="57" |TBDAJ15| rowspan="57" |TBDNVCC_3V3| rowspan="57" |TBDI/O| rowspan="57" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI2_MCLK
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI5_MCLK
|-
|Pin ALT-2
|TBDENET_QOS_1588_EVENT3_IN
|-
|Pin ALT-3
|TBDCAN2_RX|-|Pin ALT-4|ENET_QOS_1588_EVENT3_AUX_IN
|-
|Pin ALT-5
|TBDGPIO4_IO[27]|-|Pin ALT-6|AUDIOMIX_SAI3_MCLK
|-
| rowspan="56" |J1.211140| rowspan="56" |GPIO1_IO11SAI2_RXC| rowspan="56" |TBDCPU.SAI2_RXC| rowspan="56" |TBDAJ16| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI2_RX_BCLK
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI5_TX_BCLK
|-
|Pin ALT-23|TBDCAN1_TX
|-
|Pin ALT-34|TBDUART1_RX
|-
|Pin ALT-5
|TBDGPIO4_IO[22]|-|Pin ALT-6|AUDIOMIX_BIT_STREAM[1]
|-
| rowspan="57" |J1.213142| rowspan="57" |GPIO1_IO09SAI2_RXD0| rowspan="57" |TBDCPU.SAI2_RXD0| rowspan="57" |TBDAJ14| rowspan="57" |TBDNVCC_3V3| rowspan="57" |TBDI/O| rowspan="57" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI2_RX_DATA[0]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI5_TX_DATA[0]
|-
|Pin ALT-2
|TBDENET_QOS_1588_EVENT2_OUT
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI2_TX_DATA[1]|-|Pin ALT-4|UART1_RTS_B
|-
|Pin ALT-5
|TBDGPIO4_IO[23]
|-
|Pin ALT-6|AUDIOMIX_PDM_BIT_STREAM[3]|-| rowspan="57" |J1.215144| rowspan="57" |GPIO1_IO00SAI2_RXFS| rowspan="57" |TBDCPU.SAI2_RXFS| rowspan="57" |TBDAH17| rowspan="57" |TBDNVCC_3V3| rowspan="57" |TBDI/O| rowspan="57" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI2_RX_SYNC
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI5_TX_SYNC
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI5_TX_DATA[1]
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI2_RX_DATA[1]|-|Pin ALT-4|UART1_TX
|-
|Pin ALT-5
|TBDGPIO4_IO[21]
|-
|Pin ALT-6|AUDIOMIX_BIT_STREAM[2]|-| rowspan="5" |J1.217146| rowspan="5" |GPIO1_IO01SAI2_TXC| rowspan="5" |TBDCPU.SAI2_TXC| rowspan="5" |TBDAH15| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI2_TX_BCLK
|-
|Pin ALT-1
|TBD|-|Pin ALT-AUDIOMIX_SAI5_TX_DATA[2|TBD]
|-
|Pin ALT-3
|TBDCAN1_RX
|-
|Pin ALT-5
|TBDGPIO4_IO[25]|-|Pin ALT-6|AUDIOMIX_BIT_STREAM[1]
|-
| rowspan="56" |J1.219148| rowspan="56" |GPIO1_IO10SAI2_TXD0| rowspan="56" |TBDCPU.SAI2_TXD0| rowspan="56" |TBDAH16| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI2_TX_DATA[0]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI5_TX_DATA[3]
|-
|Pin ALT-2
|TBDENET_QOS_1588_EVENT2_IN
|-
|Pin ALT-3
|TBDCAN2_TX|-|Pin ALT-4|ENET_QOS_1588_EVENT2_AUX_IN
|-
|Pin ALT-5
|TBDGPIO4_IO[26]
|-
| rowspan="57" |J1.221150| rowspan="57" |GPIO1_IO13SAI2_TXFS| rowspan="57" |TBDCPU.SAI2_TXFS| rowspan="57" |TBDAJ17| rowspan="57" |TBDNVCC_3V3| rowspan="57" |TBDI/O| rowspan="57" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI2_TX_SYNC
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI5_TX_DATA[1]
|-
|Pin ALT-2
|TBDENET_QOS_1588_EVENT3_OUT
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI2_TX_DATA[1]|-|Pin ALT-4|UART1_CTS_B
|-
|Pin ALT-5
|TBDGPIO4_IO[24]
|-
|Pin ALT-6|AUDIOMIX_PDM_BIT_STREAM[2]|-| rowspan="56" |J1.223152| rowspan="56" |GPIO1_IO12SAI3_MCLK//ISP_PRELIGHT_TRIG_0| rowspan="56" |TBDCPU.SAI3_MCLK| rowspan="56" |TBDAJ20| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBDHardware mounting option depending on order codeSPDIF or ISP (*)
|Pin ALT-0
|TBDAUDIOMIX_SAI3_MCLK
|-
|Pin ALT-1
|TBDPWM4_OUT
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI5_MCLK
|-
|Pin ALT-34|TBDAUDIOMIX_SPDIF_OUT
|-
|Pin ALT-5
|TBDGPIO5_IO[2]|-|Pin ALT-6|AUDIOMIX_SPDIF_IN
|-
| rowspan="57" |J1.225154| rowspan="57" |GPIO1_IO07SAI3_RXC//ISP_SHUTTER_OPEN_0| rowspan="57" |TBDCPU.SAI3_RXC| rowspan="57" |TBDAJ18| rowspan="57" |TBDNVCC_3V3| rowspan="57" |TBDI/O| rowspan="57" |TBDHardware mounting option depending on order codeSPDIF or ISP (*)
|Pin ALT-0
|TBDAUDIOMIX_SAI3_RX_BCLK
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI2_RX_DATA[2]
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI5_RX_BCLK
|-
|Pin ALT-3
|TBDGPT1_CLK|-|Pin ALT-4|UART2_CTS_B
|-
|Pin ALT-5
|TBDGPIO4_IO[29]
|-
|Pin ALT-6|AUDIOMIX_CLK|-| rowspan="56" |J1.227156| rowspan="56" |GPIO1_IO15SAI3_RXD//ISP_FL_TRIG_1| rowspan="56" |TBDCPU.SAI3_RXD| rowspan="56" |TBDAF18| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBDHardware mounting option depending on order codeSPDIF or ISP (*)
|Pin ALT-0
|TBDAUDIOMIX_SAI3_RX_DATA[0]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI2_RX_DATA[3]
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI5_RX_DATA[0]
|-
|Pin ALT-34|TBDUART2_RTS_B
|-
|Pin ALT-5
|TBDGPIO4_IO[30]|-|Pin ALT-6|AUDIOMIX_BIT_STREAM[1]
|-
| rowspan="57" |J1.229158| rowspan="57" |GPIO1_IO14SAI3_RXFS//ISP_SHUTTER_TRIG_1| rowspan="57" |TBDCPU.SAI3_RXFS| rowspan="57" |TBDAJ19| rowspan="57" |TBDNVCC_3V3| rowspan="57" |TBDI/O| rowspan="57" |TBDHardware mounting option depending on order codeSPDIF or ISP (*)
|Pin ALT-0
|TBDAUDIOMIX_SAI3_RX_SYNC
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI2_RX_DATA[1]
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI5_RX_SYNC
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI3_RX_DATA[1]|-|Pin ALT-4|AUDIOMIX_SPDIF1_IN
|-
|Pin ALT-5
|TBDGPIO4_IO[28]|-|Pin ALT-6|AUDIOMIX_PDM_BIT_STREAM[0]
|-
| rowspan="57" |J1.231160| rowspan="57" |GPIO1_IO05SAI3_TXC//ISP_FLASH_TRIG_1| rowspan="57" |TBDCPU.SAI3_TXC| rowspan="57" |TBDAH19| rowspan="57" |TBDNVCC_3V3| rowspan="57" |TBDI/O| rowspan="57" |TBDHardware mounting option depending on order codeSPDIF or ISP (*)
|Pin ALT-0
|TBDAUDIOMIX_SAI3_TX_BCLK
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI2_TX_DATA[2]
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI5_RX_DATA[2]
|-
|Pin ALT-3
|TBDGPT1_CAPTURE1|-|Pin ALT-4|UART2_TX
|-
|Pin ALT-5
|TBDGPIO5_IO[0]
|-
|Pin ALT-6|AUDIOMIX_PDM_BIT_STREAM[2]|-| rowspan="57" |J1.233162| rowspan="57" |GPIO1_IO06SAI3_TXD//ISP_PRELIGHT_TRIG_1| rowspan="57" |TBDCPU.SAI3_TXD| rowspan="57" |TBDAH18| rowspan="57" |TBDNVCC_3V3| rowspan="57" |TBDI/O| rowspan="57" |TBDHardware mounting option depending on order codeSPDIF or ISP (*)|Pin ALT-0|TBDAUDIOMIX_SAI3_TX_DATA[0]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI2_TX_DATA[3]
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI5_RX_DATA[3]
|-
|Pin ALT-3
|TBDGPT1_CAPTURE2|-|Pin ALT-4|AUDIOMIX_SPDIF_EXT_CLK
|-
|Pin ALT-5
|TBDGPIO5_IO[1]
|-
|J1.235|DGND|DGND| Pin ALT-6| -|G|||SRC_BOOT_MODE[5]
|-
| rowspan="57" |J1.237164| rowspan="57" |ETH0_TXRX3_MSAI3_TXFS//ISP_SHUTTER_OPEN_1| rowspan="57" |TBDCPU.SAI3_TXFS| rowspan="57" |TBDAC16| rowspan="57" |TBDNVCC_3V3| rowspan="57" |TBDI/O| rowspan="57" |TBDHardware mounting option depending on order codeSPDIF or ISP (*)
|Pin ALT-0
|TBDAUDIOMIX_SAI3_TX_SYNC
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI2_TX_DATA[1]
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI5_RX_DATA[1]
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI3_TX_DATA[1]|-|Pin ALT-4|UART2_RX
|-
|Pin ALT-5
|TBDGPIO4_IO[31]|-|Pin ALT-6|AUDIOMIX_PDM_BIT_STREAM[3]
|-
| rowspan="56" |J1.239166| rowspan="56" |ETH0_TXRX3_PSAI5_MCLK| rowspan="56" |TBDCPU.SAI5_MCLK| rowspan="56" |TBDAF14| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI5_MCLK
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI1_TX_BCLK
|-
|Pin ALT-2
|TBDPWM1_OUT
|-
|Pin ALT-3
|TBDI2C5_SDA
|-
|Pin ALT-5
|TBDGPIO3_IO[25]
|-
|Pin ALT-6|CAN2_RX|-| rowspan="56" |J1.241168| rowspan="56" |ETH0_TXRX2_MSAI5_RXC| rowspan="56" |TBDCPU.SAI5_RXC| rowspan="56" |TBDAD14| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI5_RX_BCLK
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI1_TX_DATA[1]
|-
|Pin ALT-2
|TBDPWM3_OUT
|-
|Pin ALT-3
|TBDI2C6_SDA|-|Pin ALT-4|AUDIOMIX_CLK
|-
|Pin ALT-5
|TBDGPIO3_IO[20]
|-
| rowspan="56" |J1.243170| rowspan="56" |ETH0_TXRX2_PSAI5_RXD0//ISO_14443_LA| rowspan="56" |TBDCPU.SAI5_RXD0| rowspan="56" |TBDAE16| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBDHardware mounting option depending on order codeSAI5 or SE050 ISO (**)
|Pin ALT-0
|TBDAUDIOMIX_SAI5_RX_DATA[0]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI1_TX_DATA[2]
|-
|Pin ALT-2
|TBDPWM2_OUT
|-
|Pin ALT-3
|TBDI2C5_SCL|-|Pin ALT-4|AUDIOMIX_BIT_STREAM[0]
|-
|Pin ALT-5
|TBDGPIO3_IO[21]
|-
| rowspan="57" |J1.245172| rowspan="57" |ETH0_TXRX1_MSAI5_RXD1//ISO_14443_LB| rowspan="57" |TBDCPU.SAI5_RXD1| rowspan="57" |TBDAD16| rowspan="57" |TBDNVCC_3V3| rowspan="57" |TBDI/O| rowspan="57" |TBDHardware mounting option depending on order codeSAI5 or SE050 ISO (**)
|Pin ALT-0
|TBDAUDIOMIX_SAI5_RX_DATA[1]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI1_TX_DATA[3]
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI1_TX_SYNC
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI5_TX_SYNC|-|Pin ALT-4|AUDIOMIX_BIT_STREAM[1]
|-
|Pin ALT-5
|TBDGPIO3_IO[22]|-|Pin ALT-6|CAN1_TX
|-
| rowspan="57" |J1.247174| rowspan="57" |ETH0_TXRX1_PSAI5_RXD2//ISO_7816_CLK| rowspan="57" |TBDCPU.SAI5_RXD2| rowspan="57" |TBDAF16| rowspan="57" |TBDNVCC_3V3| rowspan="57" |TBDI/O| rowspan="57" |TBDHardware mounting option depending on order codeSAI5 or SE050 ISO (**)
|Pin ALT-0
|TBDAUDIOMIX_SAI5_RX_DATA[2]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI1_TX_DATA[4]
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI1_TX_SYNC
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI5_TX_BCLK|-|Pin ALT-4|AUDIOMIX_BIT_STREAM[2]
|-
|Pin ALT-5
|TBDGPIO3_IO[23]|-|Pin ALT-6|CAN1_RX
|-
| rowspan="57" |J1.249176| rowspan="57" |ETH0_TXRX0_MSAI5_RXD3//ISO_7816_RST_N| rowspan="57" |TBDCPU.SAI5_RXD3| rowspan="57" |TBDAE14| rowspan="57" |TBDNVCC_3V3| rowspan="57" |TBDI/O| rowspan="57" |TBDHardware mounting option depending on order codeSAI5 or SE050 ISO (**)
|Pin ALT-0
|TBDAUDIOMIX_SAI5_RX_DATA[3]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI1_TX_DATA[5]
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI1_TX_SYNC
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI5_TX_DATA[0]|-|Pin ALT-4|AUDIOMIX_PDM_BIT_STREAM[3]
|-
|Pin ALT-5
|TBDGPIO3_IO[24]|-|Pin ALT-6|CAN2_TX
|-
| rowspan="5" |J1.251178| rowspan="5" |ETH0_TXRX0_PSAI5_RXFS//SE050_ENA| rowspan="5" |TBDCPU.SAI5_RXFS| rowspan="5" |TBDAC14| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBDHardware mounting option depending on order codeSAI5 or SE050 (**)
|Pin ALT-0
|TBDAUDIOMIX_SAI5_RX_SYNC
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI1_TX_DATA[0]
|-
|Pin ALT-2
|TBDPWM4_OUT
|-
|Pin ALT-3
|TBDI2C6_SCL
|-
|Pin ALT-5
|TBDGPIO3_IO[19]
|-
|J1.253180
|DGND
|DGND
|
|-
| rowspan="54" |J1.255182| rowspan="54" |ETH0_LED1SAI1_MCLK| rowspan="54" |TBDCPU.SAI1_MCLK| rowspan="54" |TBDAE12| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_MCLK
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI1_TX_BCLK
|-
|Pin ALT-24|TBD|-|Pin ALT-3|TBDENET1_TX_CLK
|-
|Pin ALT-5
|TBDGPIO4_IO[20]
|-
| rowspan="54" |J1.257184| rowspan="54" |ETH0_LED2SAI1_RXC| rowspan="54" |TBDCPU.SAI1_RXC| rowspan="54" |TBDAH8| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_RX_BCLK
|-
|Pin ALT-1
|TBDAUDIOMIX_PDM_CLK|-|Pin ALT-4|ENET1_1588_EVENT0_OUT|-|Pin ALT-5|GPIO4_IO[1]|-| rowspan="5" |J1.186| rowspan="5" |SAI1_RXD0| rowspan="5" |CPU.SAI1_RXD0| rowspan="5" |AC10| rowspan="5" |NVCC_3V3| rowspan="5" |I/O| rowspan="5" ||Pin ALT-0|AUDIOMIX_SAI1_RX_DATA[0]
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI1_TX_DATA[1]
|-
|Pin ALT-3
|TBDAUDIOMIX_PDM_BIT_STREAM[0]|-|Pin ALT-4|ENET1_1588_EVENT1_IN
|-
|Pin ALT-5
|TBDGPIO4_IO[2]|-| rowspan="4" |J1.188| rowspan="4" |SAI1_RXD1| rowspan="4" |CPU.SAI1_RXD1| rowspan="4" |AF10| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||Pin ALT-0|AUDIOMIX_SAI1_RX_DATA[1]|-|Pin ALT-3|AUDIOMIX_PDM_BIT_STREAM[1]
|-
|Pin ALT-4|ENET1_1588_EVENT1_OUT|-|Pin ALT-5|GPIO4_IO[3]|-| rowspan="5" |J1.259190|DGNDrowspan="5" |SAI1_RXD2|DGNDrowspan="5" |CPU.SAI1_RXD2| -rowspan="5" |AH9| -rowspan="5" |NVCC_3V3|Growspan="5" |I/O| rowspan="5" ||Pin ALT-0|AUDIOMIX_SAI1_RX_DATA[2]
|-
|} ==Pinout Table EVEN pins declaration == {| class="wikitable" ! latexfontsize="scriptsize" | Pin ! latexfontsize="scriptsize" | Pin Name! latexfontsize="scriptsize" | Internal Connections ! latexfontsize="scriptsize" | Ball/pin # ! latexfontsize="scriptsize" | Voltage domainALT-1! latexfontsize="scriptsize" | Type ! latexfontsize="scriptsize" | Notes! colspan="AUDIOMIX_SAI5_RX_DATA[2" latexfontsize="scriptsize" | Alternative Functions]
|-
|J1.2|DGND|DGND| Pin ALT-3| -|G|||AUDIOMIX_BIT_STREAM[2]
|-
|J1.Pin ALT-4|VIN_SOM|INPUT VOLTAGE| -|3.3VIN|S|||ENET1_MDC
|-
|Pin ALT-5|GPIO4_IO[4]|-| rowspan="5" |J1.6192|VIN_SOMrowspan="5" |SAI1_RXD3|INPUT VOLTAGErowspan="5" |CPU.SAI1_RXD3| -rowspan="5" |AJ8|3.3VINrowspan="5" |NVCC_3V3|Srowspan="5" |I/O| rowspan="5" ||Pin ALT-0|AUDIOMIX_SAI1_RX_DATA[3]
|-
|J1.8|VIN_SOM|INPUT VOLTAGE| Pin ALT-1|AUDIOMIX_SAI5_RX_DATA[3.3VIN|S|||]
|-
|J1.10|VIN_SOM|INPUT VOLTAGE| Pin ALT-3|AUDIOMIX_BIT_STREAM[3.3VIN|S|||]
|-
|J1.12|VIN_SOM|INPUT VOLTAGE| Pin ALT-4|3.3VIN|S|||ENET1_MDIO
|-
|J1.14|DGND|DGND| Pin ALT-5| -|G|||GPIO4_IO[5]
|-
| rowspan="5" |J1.16194| rowspan="5" |SD1_CLKSAI1_RXD4| rowspan="5" |TBDCPU.SAI1_RXD4| rowspan="5" |TBDAD10| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_RX_DATA[4]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI6_TX_BCLK
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI6_RX_BCLK
|-
|Pin ALT-34|TBDENET1_RGMII_RD0
|-
|Pin ALT-5
|TBDGPIO4_IO[6]
|-
| rowspan="56" |J1.18196| rowspan="56" |SD1_CMDSAI1_RXD5| rowspan="56" |TBDCPU.SAI1_RXD5| rowspan="56" |TBDAE10| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_RX_DATA[5]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI6_TX_DATA[0]
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI6_RX_DATA[0]
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI1_RX_SYNC|-|Pin ALT-4|ENET1_RGMII_RD1
|-
|Pin ALT-5
|TBDGPIO4_IO[7]
|-
| rowspan="5" |J1.20198| rowspan="5" |SD1_DATA0SAI1_RXD6| rowspan="5" |TBDCPU.SAI1_RXD6| rowspan="5" |TBDAH10| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_RX_DATA[6]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI6_TX_SYNC
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI6_RX_SYNC
|-
|Pin ALT-34|TBDENET1_RGMII_RD2
|-
|Pin ALT-5
|TBDGPIO4_IO[8]
|-
| rowspan="56" |J1.22200| rowspan="56" |SD1_DATA1SAI1_RXD7| rowspan="56" |TBDCPU.SAI1_RXD7| rowspan="56" |TBDAH12| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_RX_DATA[7]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI6_MCLK
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI1_TX_SYNC
|-
|Pin ALT-3
|TBDAUDIOMIX_SAI1_TX_DATA[4]|-|Pin ALT-4|ENET1_RGMII_RD3
|-
|Pin ALT-5
|TBDGPIO4_IO[9]
|-
| rowspan="3" |J1.202| rowspan="3" |SAI1_RXFS| rowspan="3" |CPU.SAI1_RXFS| rowspan="3" |AJ9| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||Pin ALT-0|AUDIOMIX_SAI1_RX_SYNC|-|Pin ALT-4|ENET1_1588_EVENT0_IN|-|Pin ALT-5|GPIO4_IO[0]|-| rowspan="4" |J1.24204| rowspan="54" |SD1_DATA2SAI1_TXC| rowspan="54" |TBDCPU.SAI1_TXC| rowspan="54" |TBDAJ12| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_TX_BCLK
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI5_TX_BCLK
|-
|Pin ALT-24|TBD|-|Pin ALT-3|TBDENET1_RGMII_RXC
|-
|Pin ALT-5
|TBDGPIO4_IO[11]
|-
| rowspan="54" |J1.26206| rowspan="54" |SD1_DATA3SAI1_TXD0| rowspan="54" |TBDCPU.SAI1_TXD0| rowspan="54" |TBDAJ11| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_TX_DATA[0]
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDAUDIOMIX_SAI5_TX_DATA[0]
|-
|Pin ALT-34|TBDENET1_RGMII_TD0
|-
|Pin ALT-5
|TBDGPIO4_IO[12]
|-
| rowspan="54" |J1.28208| rowspan="54" |SD1_DATA4SAI1_TXD1| rowspan="54" |TBDCPU.SAI1_TXD1| rowspan="54" |TBDAJ10| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_TX_DATA[1]
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDAUDIOMIX_SAI5_TX_DATA[1]
|-
|Pin ALT-34|TBDENET1_RGMII_TD1
|-
|Pin ALT-5
|TBDGPIO4_IO[13]
|-
| rowspan="54" |J1.30210| rowspan="54" |SD1_DATA5SAI1_TXD2| rowspan="54" |TBDCPU.SAI1_TXD2| rowspan="54" |TBDAH11| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_TX_DATA[2]
|-
|Pin ALT-1
|TBD|-|Pin ALT-AUDIOMIX_SAI5_TX_DATA[2|TBD]
|-
|Pin ALT-34|TBDENET1_RGMII_TD2
|-
|Pin ALT-5
|TBDGPIO4_IO[14]
|-
| rowspan="54" |J1.32212| rowspan="54" |SD1_DATA6SAI1_TXD3| rowspan="54" |TBDCPU.SAI1_TXD3| rowspan="54" |TBDAD12| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_TX_DATA[3]
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDAUDIOMIX_SAI5_TX_DATA[3]
|-
|Pin ALT-34|TBDENET1_RGMII_TD3
|-
|Pin ALT-5
|TBDGPIO4_IO[15]
|-
| rowspan="5" |J1.34214| rowspan="5" |SD1_DATA7SAI1_TXD4| rowspan="5" |TBDCPU.SAI1_TXD4| rowspan="5" |TBDAH13| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_TX_DATA[4]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI6_RX_BCLK
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI6_TX_BCLK
|-
|Pin ALT-34|TBDENET1_RGMII_TX_CTL
|-
|Pin ALT-5
|TBDGPIO4_IO[16]
|-
| rowspan="5" |J1.36216| rowspan="5" |SD1_RESET_BSAI1_TXD5| rowspan="5" |TBDCPU.SAI1_TXD5| rowspan="5" |TBDAH14| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_TX_DATA[5]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI6_RX_DATA[0]
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI6_TX_DATA[0]
|-
|Pin ALT-34|TBDENET1_RGMII_TXC
|-
|Pin ALT-5
|TBDGPIO4_IO[17]
|-
| rowspan="5" |J1.38218| rowspan="5" |SD1_STROBESAI1_TXD6| rowspan="5" |TBDCPU.SAI1_TXD6| rowspan="5" |TBDAC12| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_TX_DATA[6]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI6_RX_SYNC
|-
|Pin ALT-2
|TBDAUDIOMIX_SAI6_TX_SYNC
|-
|Pin ALT-34|TBDENET1_RX_ER
|-
|Pin ALT-5
|TBDGPIO4_IO[18]
|-
|J1.40|DGND|DGND| -| -|G||||-| rowspan="5" |J1.42220| rowspan="5" |SD2_CD_BSAI1_TXD7| rowspan="5" |TBDCPU.SAI1_TXD7| rowspan="5" |TBDAJ13| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_TX_DATA[7]
|-
|Pin ALT-1
|TBDAUDIOMIX_SAI6_MCLK
|-
|Pin ALT-23|TBDAUDIOMIX_CLK
|-
|Pin ALT-34|TBDENET1_TX_ER
|-
|Pin ALT-5
|TBDGPIO4_IO[19]
|-
| rowspan="54" |J1.44222| rowspan="54" |SD2_CLKSAI1_TXFS| rowspan="54" |TBDCPU.SAI1_TXFS| rowspan="54" |TBDAF12| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDAUDIOMIX_SAI1_TX_SYNC
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDAUDIOMIX_SAI5_TX_SYNC
|-
|Pin ALT-34|TBDENET1_RGMII_RX_CTL
|-
|Pin ALT-5
|TBDGPIO4_IO[10]
|-
|J1.224|DGND|DGND| -| -|G||||-|J1.226 (SE on board)|I2C1_SCL// I2C_SCL_SE050|SE.ISO 7816 IO2|16|SE_VOUT|I/O|see SE section for more details|||-| rowspan="54" |J1.46226| rowspan="54" |SD2_CMDI2C1_SCL//I2C_SCL_SE050| rowspan="54" |TBDCPU.I2C1_SCL| rowspan="54" |TBDAC8| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD|Pin ALT-0|TBDI2C1_SCL
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDENET_QOS_MDC
|-
|Pin ALT-3
|TBDECSPI1_SCLK
|-
|Pin ALT-5
|TBDGPIO5_IO[14]|-|J1.228(SE on board)|I2C1_SDA// I2C_SDA_SE050|SE.ISO 7816 IO1|3|SE_VOUT|I/O|see SE section for more details||
|-
| rowspan="54" |J1.48228| rowspan="54" |SD2_DATA0I2C1_SDA//I2C_SDA_SE050| rowspan="54" |TBDCPU.I2C1_SDA| rowspan="54" |TBDAH7| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDI2C1_SDA
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDENET_QOS_MDIO
|-
|Pin ALT-3
|TBDECSPI1_MOSI
|-
|Pin ALT-5
|TBDGPIO5_IO[15]
|-
| rowspan="56" |J1.50230| rowspan="56" |SD2_DATA1I2C2_SCL| rowspan="56" |TBDCPU.I2C2_SCL| rowspan="56" |TBDAH6| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDI2C2_SCL
|-
|Pin ALT-1
|TBDENET_QOS_1588_EVENT1_IN
|-
|Pin ALT-2
|TBDUSDHC3_CD_B
|-
|Pin ALT-3
|TBDECSPI1_MISO|-|Pin ALT-4|ENET_QOS_1588_EVENT1_AUX_IN
|-
|Pin ALT-5
|TBDGPIO5_IO[16]
|-
| rowspan="5" |J1.52232| rowspan="5" |SD2_DATA2I2C2_SDA| rowspan="5" |TBDCPU.I2C2_SDA| rowspan="5" |TBDAE8| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDI2C2_SDA
|-
|Pin ALT-1
|TBDENET_QOS_1588_EVENT1_OUT
|-
|Pin ALT-2
|TBDUSDHC3_WP
|-
|Pin ALT-3
|TBDECSPI1_SS0
|-
|Pin ALT-5
|TBDGPIO5_IO[17]
|-
| rowspan="5" |J1.54234| rowspan="5" |SD2_DATA3I2C3_SCL| rowspan="5" |TBDCPU.I2C3_SCL| rowspan="5" |TBDAJ7| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDI2C3_SCL
|-
|Pin ALT-1
|TBDPWM4_OUT
|-
|Pin ALT-2
|TBDGPT2_CLK
|-
|Pin ALT-3
|TBDECSPI2_SCLK
|-
|Pin ALT-5
|TBDGPIO5_IO[18]
|-
| rowspan="5" |J1.56236| rowspan="5" |SD2_RESET_BI2C3_SDA| rowspan="5" |TBDCPU.I2C3_SDA| rowspan="5" |TBDAJ6| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDI2C3_SDA
|-
|Pin ALT-1
|TBDPWM3_OUT
|-
|Pin ALT-2
|TBDGPT3_CLK
|-
|Pin ALT-3
|TBDECSPI2_MOSI
|-
|Pin ALT-5
|TBDGPIO5_IO[19]
|-
| rowspan="5" |J1.58238| rowspan="5" |SD2_WPI2C4_SCL| rowspan="5" |TBDCPU.I2C4_SCL| rowspan="5" |TBDAF8| rowspan="5" |TBDNVCC_3V3| rowspan="5" |TBDI/O| rowspan="5" |TBD
|Pin ALT-0
|TBDI2C4_SCL
|-
|Pin ALT-1
|TBDPWM2_OUT
|-
|Pin ALT-2
|TBDPCIE_CLKREQ_B
|-
|Pin ALT-3
|TBDECSPI2_MISO
|-
|Pin ALT-5
|TBDGPIO5_IO[20]
|-
| rowspan="4" |J1.60240| rowspan="4" |I2C4_SDA| rowspan="4" |CPU.I2C4_SDA| rowspan="4" |AD8| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||Pin ALT-0|I2C4_SDA|-|Pin ALT-1|PWM1_OUT|-|Pin ALT-3|ECSPI2_SS0|-|Pin ALT-5|GPIO5_IO[21]|-|J1.242
|DGND
|DGND
|
|-
| rowspan="3" |J1.244| rowspan="3" |UART1_RXD| rowspan="3" |CPU.UART1_RXD| rowspan="3" |AD6| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||Pin ALT-0|UART1_RX|-|Pin ALT-1|ECSPI3_SCLK|-|Pin ALT-5|GPIO5_IO[22]|-| rowspan="3" |J1.62246| rowspan="53" |CLKIN1UART1_TXD| rowspan="53" |TBDCPU.UART1_TXD| rowspan="53" |TBDAJ13| rowspan="53" |TBDNVCC_3V3| rowspan="53" |TBDI/O| rowspan="53" |TBD
|Pin ALT-0
|TBDUART1_TX
|-
|Pin ALT-1
|TBDECSPI3_MOSI|-|Pin ALT-5|GPIO5_IO[23]|-| rowspan="4" |J1.248| rowspan="4" |UART2_RXD| rowspan="4" |CPU.UART2_RXD| rowspan="4" |AF6| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||Pin ALT-0|UART2_RX
|-
|Pin ALT-21|TBDECSPI3_MISO
|-
|Pin ALT-3
|TBDGPT1_COMPARE3
|-
|Pin ALT-5
|TBDGPIO5_IO[24]
|-
| rowspan="54" |J1.64250| rowspan="54" |CLKIN2UART2_TXD| rowspan="54" |TBDCPU.UART2_TXD| rowspan="54" |TBDAH4| rowspan="54" |TBDNVCC_3V3| rowspan="54" |TBDI/O| rowspan="54" |TBD
|Pin ALT-0
|TBDUART2_TX
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDECSPI3_SS0
|-
|Pin ALT-3
|TBDGPT1_COMPARE2
|-
|Pin ALT-5
|TBDGPIO5_IO[25]
|-
|J1.66|DGND|DGND| -| -|G||||-| rowspan="56" |J1.68252| rowspan="56" |CLKOUT1UART3_RXD| rowspan="56" |TBDCPU.UART3_RXD| rowspan="56" |TBDAE6| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDUART3_RX
|-
|Pin ALT-1
|TBDUART1_CTS_B
|-
|Pin ALT-2
|TBDUSDHC3_RESET_B
|-
|Pin ALT-3
|TBDGPT1_CAPTURE2|-|Pin ALT-4|CAN2_TX
|-
|Pin ALT-5
|TBDGPIO5_IO[26]
|-
| rowspan="56" |J1.70254| rowspan="56" |CLKOUT2UART3_TXD| rowspan="56" |TBDCPU.UART3_TXD| rowspan="56" |TBDAJ4| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDUART3_TX
|-
|Pin ALT-1
|TBDUART1_RTS_B
|-
|Pin ALT-2
|TBDUSDHC3_VSELECT
|-
|Pin ALT-3
|TBDGPT1_CLK|-|Pin ALT-4|CAN2_RX
|-
|Pin ALT-5
|TBDGPIO5_IO[27]
|-
|J1.72|DGND|DGND| -| -|G||||-| rowspan="56" |J1.74256| rowspan="56" |HDMI_CECUART4_RXD| rowspan="56" |TBDCPU.UART4_RXD| rowspan="56" |TBDAJ15| rowspan="56" |TBDNVCC_3V3| rowspan="56" |TBDI/O| rowspan="56" |TBD
|Pin ALT-0
|TBDUART4_RX
|-
|Pin ALT-1
|TBDUART2_CTS_B
|-
|Pin ALT-2
|TBDPCIE_CLKREQ_B
|-
|Pin ALT-3
|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.76| rowspan="5" |HDMI_DDC_SCL| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBDGPT1_COMPARE1
|-
|Pin ALT-34|TBDI2C6_SCL
|-
|Pin ALT-5
|TBDGPIO5_IO[28]
|-
| rowspan="5" |J1.78258| rowspan="5" |HDMI_DDC_SDAUART4_TXD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.80| rowspan="5" |HDMI_HPD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.82|DGND|DGND| -| -|G||||-| rowspan="5" |J1.84| rowspan="5" |HDMI_TXC_N| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.86| rowspan="5" |HDMI_TXC_P| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.88| rowspan="5" |HDMI_TX0_N| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.90| rowspan="5" |HDMI_TX0_P| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.92| rowspan="5" |HDMI_TX1_N| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.94| rowspan="5" |HDMI_TX1_P| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.96| rowspan="5" |HDMI_TX2_N| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.98| rowspan="5" |HDMI_TX2_P| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.100|DGND|DGND| -| -|G||||-| rowspan="5" |J1.102| rowspan="5" |EARC_P_UTIL| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.104| rowspan="5" |EARC_N_HPD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.106| rowspan="5" |EARC_AUX| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.108|DGND|DGND| -| -|G||||-| rowspan="5" |J1.110| rowspan="5" |ECSPI1_MISO| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.112| rowspan="5" |ECSPI1_MOSI| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.114| rowspan="5" |ECSPI1_SCLK| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.116| rowspan="5" |ECSPI1_SS0| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.118|DGND|DGND| -| -|G||||-| rowspan="5" |J1.120| rowspan="5" |ECSPI2_MISO| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.122| rowspan="5" |ECSPI2_MOSI| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.124| rowspan="5" |ECSPI2_SCLK| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.126| rowspan="5" |ECSPI2_SS0| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.128|DGND|DGND| -| -|G||||-| rowspan="5" |J1.130| rowspan="5" |SPDIF_EXT_CLK//ISP_FL_TRIG_0| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.132| rowspan="5" |SPDIF_RX//ISP_SHUTTER_TRIG_0| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.134| rowspan="5" |SPDIF_TX//ISP_FLASH_TRIG_0| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.136|DGND|DGND| -| -|G||||-| rowspan="5" |J1.138| rowspan="5" |SAI2_MCLK| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.140| rowspan="5" |SAI2_RXC| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.142| rowspan="5" |SAI2_RXD0| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.144| rowspan="5" |SAI2_RXFS| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.146| rowspan="5" |SAI2_TXC| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.148| rowspan="5" |SAI2_TXD0| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.150| rowspan="5" |SAI2_TXFS| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.152| rowspan="5" |SAI3_MCLK//ISP_PRELIGHT_TRIG_0| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.154| rowspan="5" |SAI3_RXC//ISP_SHUTTER_OPEN_0| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.156| rowspan="5" |SAI3_RXD//ISP_FL_TRIG_1| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.158| rowspan="5" |SAI3_RXFS//ISP_SHUTTER_TRIG_1| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.160| rowspan="5" |SAI3_TXC//ISP_FLASH_TRIG_1| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.162| rowspan="5" |SAI3_TXD//ISP_PRELIGHT_TRIG_1| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.164| rowspan="5" |SAI3_TXFS//ISP_SHUTTER_OPEN_1| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.166| rowspan="5" |SAI5_MCLK| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.168| rowspan="5" |SAI5_RXC| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.170| rowspan="5" |SAI5_RXD0//ISO_14443_LA| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.172| rowspan="5" |SAI5_RXD1//ISO_14443_LB| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.174| rowspan="5" |SAI5_RXD2//ISO_7816_CLK| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1CPU.176UART4_TXD| rowspan="5" |SAI5_RXD3//ISO_7816_RST_N| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-AH5| rowspan="5" |J1.178NVCC_3V3| rowspan="5" |SAI5_RXFSI//SE050_ENA| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.180|DGND|DGND| -| -|G||||-| rowspan="5" |J1.182| rowspan="5" |SAI1_MCLK| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.184| rowspan="5" |SAI1_RXC| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.186| rowspan="5" |SAI1_RXD0| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.188| rowspan="5" |SAI1_RXD1| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.190| rowspan="5" |SAI1_RXD2| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.192| rowspan="5" |SAI1_RXD3| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.194| rowspan="5" |SAI1_RXD4| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.196| rowspan="5" |SAI1_RXD5| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.198| rowspan="5" |SAI1_RXD6| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.200| rowspan="5" |SAI1_RXD7| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.202| rowspan="5" |SAI1_RXFS| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.204| rowspan="5" |SAI1_TXC| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.206| rowspan="5" |SAI1_TXD0| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.208| rowspan="5" |SAI1_TXD1| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.210| rowspan="5" |SAI1_TXD2| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.212| rowspan="5" |SAI1_TXD3| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.214| rowspan="5" |SAI1_TXD4| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.216| rowspan="5" |SAI1_TXD5| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.218| rowspan="5" |SAI1_TXD6| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.220| rowspan="5" |SAI1_TXD7| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.222| rowspan="5" |SAI1_TXFS| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.224|DGND|DGND| -| -|G||||-| rowspan="5" |J1.226| rowspan="5" |I2C1_SCL//I2C_SCL_SE050| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.228| rowspan="5" |I2C1_SDA//I2C_SDA_SE050| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.230| rowspan="5" |I2C2_SCL| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.232| rowspan="5" |I2C2_SDA| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.234| rowspan="5" |I2C3_SCL| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.236| rowspan="5" |I2C3_SDA| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.238| rowspan="5" |I2C4_SCL| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.240| rowspan="5" |I2C4_SDA| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-|J1.242|DGND|DGND| -| -|G||||-| rowspan="5" |J1.244| rowspan="5" |UART1_RXD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.246| rowspan="5" |UART1_TXD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.248| rowspan="5" |UART2_RXD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.250| rowspan="5" |UART2_TXD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.252| rowspan="5" |UART3_RXD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBDO| rowspan="5" |TBD
|Pin ALT-0
|TBDUART4_TX
|-
|Pin ALT-1
|TBD|-|Pin ALT-2|TBDUART2_RTS_B
|-
|Pin ALT-3
|TBDGPT1_CAPTURE1
|-
|Pin ALT-54|TBD|-| rowspan="5" |J1.254| rowspan="5" |UART3_TXD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.256| rowspan="5" |UART4_RXD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBD|-|Pin ALT-5|TBD|-| rowspan="5" |J1.258| rowspan="5" |UART4_TXD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD| rowspan="5" |TBD|Pin ALT-0|TBD|-|Pin ALT-1|TBD|-|Pin ALT-2|TBD|-|Pin ALT-3|TBDI2C6_SDA
|-
|Pin ALT-5
|TBDGPIO5_IO[29]
|-
|J1.260
|-
|}
'''(*)''' SPIDF and ISP signals cannot be present at the same time. ISP signals are in alternative to NAND and eMMC usage (see i.MX8Plus NAND controller on Reference Manual for more details). Please contact [mailto:sales@dave.eu sales] for more information
'''(**)''' SAI5 and SE050 ISO interface cannot be present at the same time. Please contact [mailto:sales@dave.eu sales] for more information
----
[[Category:ORCA]]
U0007
Bureaucrats, dave_user, Administrators
8,221
edits
Retrieved from "https://wiki.dave.eu/index.php/Special:MobileDiff/12841...18934"