Difference between revisions of "ORCA SOM/ORCA Evaluation Kit/Interfaces and Connectors/PCIe"
(Tag: Visual edit) |
|||
| Line 8: | Line 8: | ||
|- | |- | ||
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |1.0.0 | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |1.0.0 | ||
| − | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" | | + | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |Dec 2021 |
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release | ||
|- | |- | ||
| Line 29: | Line 29: | ||
| − | [[File: | + | [[File:ORCA-EVK-PCIe-connector.png|thumb|center|500px|PCIe connector]] |
===Signals === | ===Signals === | ||
| Line 102: | Line 102: | ||
---- | ---- | ||
| − | [[Category:ORCA | + | [[Category:ORCA]] |
Revision as of 15:06, 10 December 2021
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Version | Issue Date | Notes | |
| 1.0.0 | Dec 2021 | First release | |
PCIe interface[edit | edit source]
Description[edit | edit source]
The PCI Express interface can be available on the Evaluation Kit at the connector J36. This connector is not mounted by default.
J36 is a USB3.0 Type-A connector that delivers 1x PCIe slot. An external adapter is needed to route the signals to a standard PCIe connector.
The external adapter can be found as a PCIe riser, commonly used in Ethereum mining.
WARNING: do not connect USB devices to this port.
Signals[edit | edit source]
The following table describes the interface signals:
| Pin# | SOM Pin# | Pin name | Pin function | Pin Notes |
|---|---|---|---|---|
| 1 | - | VBUS | PCIE_WAKE# | Routed to a test point |
| 2 | J15.157 | D- | PCIE2_REF_CN_CLKN | |
| 3 | J15.155 | D+ | PCIE2_REF_CN_CLKP | |
| 4 | - | GND | PCIE_PERST# | Routed to a test point |
| 5 | J15.159 | SSRX- | PCIE_TXN_P | Internally decoupled with 100nF series |
| 6 | J15.161 | SSRX+ | PCIE_TXN_N | Internally decoupled with 100nF series |
| 7 | - | GND_D | Ground | |
| 8 | J15.163 | SSTX- | PCIE_RXN_P | |
| 9 | J15.165 | SSTX+ | PCIE_RXN_N |
Device mapping[edit | edit source]
The PCI express peripheral is mapped to the corresponding device in Linux depending on the associated kernel device driver and on the device tree configuration.
