Difference between revisions of "ORCA SOM/ORCA Evaluation Kit/Interfaces and Connectors/PCIe"
| (2 intermediate revisions by the same user not shown) | |||
| Line 3: | Line 3: | ||
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History | ! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History | ||
|- | |- | ||
| − | |||
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date | ||
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes | ||
|- | |- | ||
| − | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" | | + | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |2021/12/13 |
| − | |||
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release | ||
|- | |- | ||
| Line 24: | Line 22: | ||
J36 is a USB3.0 Type-A connector that delivers 1x PCIe slot. An external adapter is needed to route the signals to a standard PCIe connector. | J36 is a USB3.0 Type-A connector that delivers 1x PCIe slot. An external adapter is needed to route the signals to a standard PCIe connector. | ||
| − | The external adapter can be found as a ''PCIe riser'', commonly used in Ethereum mining. | + | The external adapter can be found as a ''PCIe riser'', commonly used in Ethereum mining like [https://www.parallelminer.com/product/ithoo-usb3-0-pci-express-1x-to-16x-extender-riser-card-adapter-w-24-cable/ this one]. |
| − | '''WARNING:''' do not connect USB devices to this port | + | {{ImportantMessage|text='''WARNING:''' do not connect USB devices to this port!}} |
Latest revision as of 18:53, 29 December 2023
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Issue Date | Notes | ||
| 2021/12/13 | First release | ||
PCIe interface[edit | edit source]
Description[edit | edit source]
The PCI Express interface can be available on the Evaluation Kit at the connector J36. This connector is not mounted by default.
J36 is a USB3.0 Type-A connector that delivers 1x PCIe slot. An external adapter is needed to route the signals to a standard PCIe connector.
The external adapter can be found as a PCIe riser, commonly used in Ethereum mining like this one.
 WARNING: do not connect USB devices to this port! |
Signals[edit | edit source]
The following table describes the interface signals:
| Pin# | SOM Pin# | Pin name | Pin function | Pin Notes |
|---|---|---|---|---|
| 1 | - | VBUS | PCIE_WAKE# | Routed to a test point |
| 2 | J15.157 | D- | PCIE2_REF_CN_CLKN | |
| 3 | J15.155 | D+ | PCIE2_REF_CN_CLKP | |
| 4 | - | GND | PCIE_PERST# | Routed to a test point |
| 5 | J15.159 | SSRX- | PCIE_TXN_P | Internally decoupled with 100nF series |
| 6 | J15.161 | SSRX+ | PCIE_TXN_N | Internally decoupled with 100nF series |
| 7 | - | GND_D | Ground | |
| 8 | J15.163 | SSTX- | PCIE_RXN_P | |
| 9 | J15.165 | SSTX+ | PCIE_RXN_N |
Device mapping[edit | edit source]
The PCI express peripheral is mapped to the corresponding device in Linux depending on the associated kernel device driver and on the device tree configuration.
