Difference between revisions of "ORCA SOM/ORCA Evaluation Kit/Interfaces and Connectors/JTAG"
(Tag: Visual edit) |
|||
| (4 intermediate revisions by 2 users not shown) | |||
| Line 3: | Line 3: | ||
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History | ! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History | ||
|- | |- | ||
| − | |||
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date | ||
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes | ||
|- | |- | ||
| − | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" | | + | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |2021/12/10 |
| − | |||
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release | ||
|- | |- | ||
| Line 14: | Line 12: | ||
|} | |} | ||
<section end="History" /> | <section end="History" /> | ||
| + | __FORCETOC__ | ||
<section begin="Body" /> | <section begin="Body" /> | ||
| Line 26: | Line 25: | ||
=== Description === | === Description === | ||
| − | The JTAG interface available on the Evaluation Kit at the connector | + | The JTAG interface available on the Evaluation Kit at the connector JD1. |
| − | + | JD1 is a 10x1x2.54mm strip header connector and it is not mounted. | |
| − | [[File: | + | [[File:ORCA-EVK-JTAG-connector.png|thumb|center|500px|JTAG connector]] |
===Signals === | ===Signals === | ||
| Line 77: | Line 76: | ||
|JTAG_MOD | |JTAG_MOD | ||
| - | | - | ||
| − | | | + | | - |
|10K pull-down inside the SoM | |10K pull-down inside the SoM | ||
|- | |- | ||
| Line 89: | Line 88: | ||
|N.C. | |N.C. | ||
| - | | - | ||
| − | | | + | | - |
| - | | - | ||
|- | |- | ||
| Line 95: | Line 94: | ||
|N.C. | |N.C. | ||
| - | | - | ||
| − | | | + | | - |
| - | | - | ||
|- | |- | ||
| Line 105: | Line 104: | ||
|} | |} | ||
(*) optional signals, keep the possibility to be unconnected. | (*) optional signals, keep the possibility to be unconnected. | ||
| + | |||
| + | |||
---- | ---- | ||
| − | [[Category:ORCA | + | [[Category:ORCA]] |
Latest revision as of 20:45, 8 January 2024
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Issue Date | Notes | ||
| 2021/12/10 | First release | ||
Contents
JTAG interface[edit | edit source]
JTAG interface allow the developer to access every peripheral of the SoC using a debugger.
It is also possible to add the ETH1 PHY to the JTAG daisy chain (with a custom BOM).
The TRACE interface can be made available in alternative to the NAND or eMMC memory flash on board of the SoM.
Description[edit | edit source]
The JTAG interface available on the Evaluation Kit at the connector JD1.
JD1 is a 10x1x2.54mm strip header connector and it is not mounted.
Signals[edit | edit source]
The following table describes the interface signals:
| Pin# | Pin name | Function | ARM-20 JTAG | Notes |
|---|---|---|---|---|
| 1 | DGND | - | 4,6,8,10,12,14,16,18,20 | For example documented on Lauterbach specification |
| 2 | JTAG_TCK | - | 9 | - |
| 3 | JTAG_TMS | - | 7 | - |
| 4 | JTAG_TDO | - | 13 | - |
| 5 | JTAG_TDI | - | 5 | - |
| 6 | JTAG_MOD | - | - | 10K pull-down inside the SoM |
| 7 | CPU_PORn | - | 15 (*) | - |
| 8 | N.C. | - | - | - |
| 9 | N.C. | - | - | - |
| 10 | JTAG_VREF | - | 1 | 3V3 (BOARD_PGOOD driven signal) |
(*) optional signals, keep the possibility to be unconnected.
