767
edits
Changes
no edit summary
===Introduction===
NaonEVB-Mid is a carrier board designed to evaluate the functionalities of [[:Category:Naon SOM|NAON]].
[[File:Naonevb-mid-dvi-01.png|600px|frameless|border]] The following picture shows block diagram of NaonEVB-Lite Mid board.
[[File:Naonevb-mid-block diagram.png|thumbnail|center|300px|NaonEVB-Mid block diagram]]
This section describes how to quick start NaonEVB-Mid-based system, provided that it is programmed according to NELK configuration.
# connect the serial cable, provided with the board, to J17connector
# connect this cable to PC COM port through a NULL-modem cable (not provided)
# start your favourite terminal software on PC; communication parameters are:
# (optional) to connect the system to Ethernet LAN, please plug cable on connector J11
# (optional) to connect the system to HDMI TV/LCD, please plug cable on connector J6
# connect a 12Vcc power supply to J14as shown in the following picture: [[File:Naonevb-mid-power-connector.jpg|thumb|none|border|300px]]
Once power has been applied, U-Boot bootloader will be executed and the following messages will be printed on serial console (please note that messages may vary due different U-Boot releases):
<pre class="board-terminal">
U-Boot 2010.06-0031100011-gb07cc94-dirty gd371eb4 (Jul 24 2012 Apr 22 2013 - 0912:2917:3817) [nelk-24.0.0-Naon-min-rc1]
TI8148-GP rev 2.1
ARM clk: 600MHz
DDR clk: 400MHz
L3 clk: 200MHz
DSS clk: 200MHz
IVA clk: 266MHz
ISS clk: 400MHz
DSP clk: 500MHz
DRAM: 512 MiB
U-Boot 2010.06-0031100011-gb07cc94-dirty gd371eb4 (Jul 24 2012 Apr 22 2013 - 0912:2917:3253) [nelk-24.0.0-rc1Naon]
TI8148-GP rev 2.1
ARM clk: 600MHz
DDR clk: 400MHz
L3 clk: 200MHz
DSS clk: 200MHz
IVA clk: 266MHz
ISS clk: 400MHz
DSP clk: 500MHz
I2C: ready
DRAM: 512 MiB
NAND: Searching for NAND device @ GPMC CS:0HW ECC BCH8 Selected
1024 MiB
MMC: OMAP SD/MMC: 0
MUX: configuring for evb_midNet: Detected MACID:000:50:c2C2:b91E:cfAF:b1E3
cpsw
NAON#
</pre>
<pre class="board-terminal">
bootdelay=3
baudrate=115200
autoload=yes
verify=yes
bootfile=naon/uImage
ramdisk_file=ramdisk.gz
loadaddr=0x81000000spi_load_1st=tftp ${loadaddr} naon/MLOnand_load_1st=mw.b ${loadaddr} 0xFF 0x20000; tftp ${loadaddr} naon/MLOspi_update_1st=sf probe 0:0; sf erase 0x0 0x20000; sf write ${loadaddr} 0x0 0x20000nand_update_1st=nand erase 0x0 0x20000; nandecc hw 2; nand write.i ${loadaddr} 0x0 0x20000load=mw.b ${loadaddr} 0xFF 0x40000; tftp ${loadaddr} naon/u-boot.binspi_update=sf probe 0:0; sf erase 0x20000 0x40000; sf write ${loadaddr} 0x20000 0x40000nand_update=nand erase 0x20000 0x40000; nandecc hw 2; nand write.i ${loadaddr} 0x20000 0x40000loadk=mw.b ${loadaddr} 0xFF 0x400000; tftp ${loadaddr} ${bootfile}spi_updatek=sf probe 0:0; sf erase 0x80000 0x3000000x400000; sf write ${loadaddr} 0x80000 0x3000000x400000nand_updatek=nand erase 0xA0000 0x400000; nandecc hw 2; nand write.i ${loadaddr} 0xA0000 0x400000console=ttyO0addcons=setenv bootargs ${bootargs} console=${console},115200n8 earlyprintkaddmem=setenv bootargs ${bootargs} mem=${mem} vram=${vram} notifyk.vpssm3_sva=${notify_mem}addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:${gateway}:${netmask}:${hostname}:${ethdev}nfsargs=setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} panic=5 rootdelay=5net_nfs=run loadk nfsargs addip addcons addmem; bootm ${buf}
nandargs=setenv bootargs root=/dev/mtdblock12 rw rootfstype=jffs2
spi_nand=run nandargs addip addcons addmem; sf probe 0:0; sf read ${loadaddr} 0x80000 0x3000000x400000; bootm ${loadaddr}nand_nand=run nandargs addip addcons addmem; nandecc hw 2; nand read ${loadaddr} 0xA0000 0x400000; bootm $(loadaddr}
mmcargs=setenv bootargs root=/dev/mmcblk0p1 rw
spi_mmc=run mmcargs addip addcons addmem; sf probe 0:0; sf read ${loadaddr} 0x80000 0x3000000x400000; bootm ${loadaddr}ethactipaddr=cpswserial#_DAx=00B1ethaddr=00:50:C2:B9:CF:B1spi_load_1st=tftp ${loadaddr} produzione/naon/nelk/1192.0168.0/u-boot.min.spi77spi_update_1stserverip=sf probe 192.168.0:0; sf erase 0x0 0x20000; sf write ${loadaddr} 0x0 0x20000.23loadnetmask=tftp ${loadaddr} produzione/naon/nelk/1255.0255.0/u-boot255.binspi_update=sf probe 0:0; sf erase 0x20000 0x40000; sf write ${loadaddr} 0x20000 0x40000loadaddr=0x81000000loadk=tftp ${loadaddr} ${bootfile}rootpath=/home/shared/produzione/rfs/naonnfsargs=setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} panic=5
gateway=192.168.0.254
hostname=naon
mem=176M
vram=46M
notify_mem=0xBF900000
stdin=serial
stdout=serial
stderr=serial
</pre>
==== Booting from SD/MMC ====
If you have the bootable SD/MMC provided with the development kit and it contains the boot.scr script file, the following command is automatically executed by U-Boot:
<pre class="board-terminal">
echo trying to boot from NELK MMC; mmc rescan 0; fatload mmc 0 80900000 boot.scr; source 80900000; run net_nfs
</pre>
If the boot.scr script file is not available, you can manually boot the system from SD using the following commands:
<pre class="board-terminal">
mmc rescan 0
fatload mmc 0 81000000 uImage
setenv mmcargs 'setenv bootargs root=/dev/mmcblk0p2 rw'
run mmcargs addip addcons addmem
bootm 81000000
</pre>
If a Linux kernel image has been preliminary programmed on the SPI NOR flash, you can run the following command:
<pre class="board-terminal">
run spi_mmc
</pre>
To start Linux (from on-board SPI NOR flash) and mount the development root file system (over SD/MMC).
==== Booting from network ====
If you have installed the [[:Category:DVDK|'''DAVE Embedded Systems''' Virtual Development Kit]], you can start the Virtual Machine and start Linux loading the kernel through tftp and mounting the NFS root file system with the following command:
<pre class="board-terminal">
run net_nfs
</pre>
Please note that you need to modify some u-boot environment variables before running the net_nfs configuration. For further information, please refer to [[Booting_Linux_Kernel#Configuration_net_nfs | Configuration net_nfs]].
===Hardware information===
====Bootstrap settings====
====JTAG interfaces====
====Video interfaces====
NaonEVB-Mid provides a rich set of video input/output interfaces. Please refer to [[Video input/output interfaces (NaonEVB-Mid)|this page]] for more details.
PDF files show the view of the default BOM variant used to manufacture the board. Components that are not populated are denoted as "Do Not Stuff".}}
* Orcad: http://www.dave.eu/downloadsystem/restrictedfiles/naonarea-riservata/naonevb-mid-1.0.6.zip* PDF: http:/nelk/2www.0dave.0eu/system/files/hwarea-riservata/NAONEVBnaonevb-MIDmid-1NADP_S-NADP0000C0R_1.0.6.zippdf == PinMux == * PDFFile .dat for the [http://www.ti.com/tool/pinmuxtool PinMux utility] containing the cpu pin configuration for the NaonEVB-Mid carrier board : http://www.dave.eu/downloadsystem/files/restrictedarea-riservata/naon-evbs-pinmux.zip ==BOM==* http:/nelk/2www.0dave.0eu/system/files/hwarea-riservata/NaonEVBnaonevb-Midmid-BOM_S.NADP0000C0R.1.0.6.pdfzip==Layout==Layout* http://www.dave.eu/system/files/area-riservata/naonevb-mid-CS064311A_component_view.pdf==Mechanical==* DXF: http://www.dave.eu/downloadsystem/files/restrictedarea-riservata/naonnaonevb-mid-CS064311A.zip* IDF (3D): http:/nelk/2www.0dave.0eu/system/files/hwarea-riservata/NaonEVBnaonevb-mid-MidCS064311-CS064311A3D.pdfzip