Difference between revisions of "MITO 8M SOM/MITO 8M Hardware/Pinout Table"

From DAVE Developer's Wiki
Jump to: navigation, search
(→‎Pinout Table EVEN pins declaration)
(→‎Pinout Table EVEN pins declaration)
Line 89: Line 89:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.3
 
|J1.3
Line 99: Line 98:
 
|S
 
|S
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.5
 
|J1.5
Line 109: Line 107:
 
|S
 
|S
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.7
 
|J1.7
Line 119: Line 116:
 
|S
 
|S
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.9
 
|J1.9
Line 129: Line 125:
 
|S
 
|S
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.11
 
|J1.11
Line 139: Line 134:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.13
 
|J1.13
Line 149: Line 143:
 
|I/O
 
|I/O
 
|must be level translated if used @ 3V3
 
|must be level translated if used @ 3V3
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.15
 
|J1.15
Line 159: Line 152:
 
|I/O
 
|I/O
 
|must be level translated if used @ 3V3
 
|must be level translated if used @ 3V3
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.17
 
|J1.17
Line 169: Line 161:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.19
 
|J1.19
Line 179: Line 170:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.21
 
|J1.21
Line 189: Line 179:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.23
 
|J1.23
Line 199: Line 188:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.25
 
|J1.25
Line 209: Line 197:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.27
 
|J1.27
Line 219: Line 206:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.29
 
|J1.29
Line 229: Line 215:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.31
 
|J1.31
Line 239: Line 224:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.33
 
|J1.33
Line 249: Line 233:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.35
 
|J1.35
Line 259: Line 242:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
+
|-
−
|-
 
 
| rowspan="4" |J1.37
 
| rowspan="4" |J1.37
 
| rowspan="4" |GPIO1_IO00
 
| rowspan="4" |GPIO1_IO00
Line 339: Line 321:
 
|
 
|
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
| rowspan="3" |J1.47
 
| rowspan="3" |J1.47
Line 429: Line 410:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
| rowspan="3" |J1.59
 
| rowspan="3" |J1.59
Line 554: Line 534:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
| rowspan="2" |J1.75
 
| rowspan="2" |J1.75
Line 642: Line 621:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
| rowspan="3" |J1.89
 
| rowspan="3" |J1.89
Line 748: Line 726:
 
|I/O
 
|I/O
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.103
 
|J1.103
Line 758: Line 735:
 
|I/O
 
|I/O
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.105
 
|J1.105
Line 768: Line 744:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.107
 
|J1.107
Line 778: Line 753:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.109
 
|J1.109
Line 788: Line 762:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.111
 
|J1.111
Line 798: Line 771:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.113
 
|J1.113
Line 808: Line 780:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.115
 
|J1.115
Line 818: Line 789:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.117
 
|J1.117
Line 828: Line 798:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.119
 
|J1.119
Line 838: Line 807:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.121
 
|J1.121
Line 848: Line 816:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.123
 
|J1.123
Line 858: Line 825:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.125
 
|J1.125
Line 868: Line 834:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.127
 
|J1.127
Line 878: Line 843:
 
|I/O
 
|I/O
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.129
 
|J1.129
Line 888: Line 852:
 
|I/O
 
|I/O
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.131
 
|J1.131
Line 898: Line 861:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.133
 
|J1.133
Line 908: Line 870:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.135
 
|J1.135
Line 918: Line 879:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.137
 
|J1.137
Line 928: Line 888:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.139
 
|J1.139
Line 938: Line 897:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.141
 
|J1.141
Line 948: Line 906:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.143
 
|J1.143
Line 958: Line 915:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.145
 
|J1.145
Line 968: Line 924:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.147
 
|J1.147
Line 978: Line 933:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.149
 
|J1.149
Line 988: Line 942:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.151
 
|J1.151
Line 998: Line 951:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.153
 
|J1.153
Line 1,008: Line 960:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.155
 
|J1.155
Line 1,018: Line 969:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.157
 
|J1.157
Line 1,028: Line 978:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.159
 
|J1.159
Line 1,038: Line 987:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
+
|-
−
|-
 
 
|J1.161
 
|J1.161
 
|LVDS1_TX0_P
 
|LVDS1_TX0_P
Line 1,048: Line 996:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.163
 
|J1.163
Line 1,058: Line 1,005:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.165
 
|J1.165
Line 1,068: Line 1,014:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.167
 
|J1.167
Line 1,078: Line 1,023:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.169
 
|J1.169
Line 1,088: Line 1,032:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.171
 
|J1.171
Line 1,098: Line 1,041:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.173
 
|J1.173
Line 1,108: Line 1,050:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.175
 
|J1.175
Line 1,118: Line 1,059:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
| rowspan="2" |J1.177
 
| rowspan="2" |J1.177
Line 1,335: Line 1,275:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|}
 
|}
Line 1,359: Line 1,298:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.4
 
|J1.4
Line 1,369: Line 1,307:
 
|S
 
|S
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.6
 
|J1.6
Line 1,379: Line 1,316:
 
|S
 
|S
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.8
 
|J1.8
Line 1,389: Line 1,325:
 
|S
 
|S
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.10
 
|J1.10
Line 1,399: Line 1,334:
 
|S
 
|S
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.12
 
|J1.12
Line 1,409: Line 1,343:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.14
 
|J1.14
Line 1,419: Line 1,352:
 
|S
 
|S
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.16
 
|J1.16
Line 1,429: Line 1,361:
 
|I
 
|I
 
|internal pull-up 100k to NVCC_SNVS
 
|internal pull-up 100k to NVCC_SNVS
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.18
 
|J1.18
Line 1,439: Line 1,370:
 
|O
 
|O
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.20
 
|J1.20
Line 1,449: Line 1,379:
 
|I
 
|I
 
|internal pull-up to NVCC_3V3
 
|internal pull-up to NVCC_3V3
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.22
 
|J1.22
Line 1,461: Line 1,390:
 
|I/O
 
|I/O
 
|internal pull-up 100k to NVCC_SNVS
 
|internal pull-up 100k to NVCC_SNVS
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.24
 
|J1.24
Line 1,471: Line 1,399:
 
|I
 
|I
 
|internal pull-up to NVCC_SNVS
 
|internal pull-up to NVCC_SNVS
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
| rowspan="4" |J1.26
 
| rowspan="4" |J1.26
Line 1,519: Line 1,446:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
| rowspan="4" |J1.32
 
| rowspan="4" |J1.32
Line 1,744: Line 1,670:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
| rowspan="4" |J1.58
 
| rowspan="4" |J1.58
Line 1,970: Line 1,895:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.84
 
|J1.84
Line 1,980: Line 1,904:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.86
 
|J1.86
Line 1,990: Line 1,913:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.88
 
|J1.88
Line 2,000: Line 1,922:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.90
 
|J1.90
Line 2,010: Line 1,931:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.92
 
|J1.92
Line 2,020: Line 1,940:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.94
 
|J1.94
Line 2,030: Line 1,949:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.96
 
|J1.96
Line 2,040: Line 1,958:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.98
 
|J1.98
Line 2,050: Line 1,967:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.100
 
|J1.100
Line 2,060: Line 1,976:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.102
 
|J1.102
Line 2,070: Line 1,985:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
+
|-
−
|-
 
 
|J1.104
 
|J1.104
 
|CSI1_CLK_P
 
|CSI1_CLK_P
Line 2,080: Line 1,994:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.106
 
|J1.106
Line 2,090: Line 2,003:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.108
 
|J1.108
Line 2,100: Line 2,012:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.110
 
|J1.110
Line 2,110: Line 2,021:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.112
 
|J1.112
Line 2,120: Line 2,030:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.114
 
|J1.114
Line 2,130: Line 2,039:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.116
 
|J1.116
Line 2,140: Line 2,048:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.118
 
|J1.118
Line 2,150: Line 2,057:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.120
 
|J1.120
Line 2,160: Line 2,066:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.122
 
|J1.122
Line 2,170: Line 2,075:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
−
|J1.124
+
| rowspan="3" |J1.124
−
|NAND_DQS
+
| rowspan="3" |NAND_DQS
−
|CPU.NAND_DQS
+
| rowspan="3" |CPU.NAND_DQS
−
|M20
+
| rowspan="3" |M20
−
|NVCC_3V3
+
| rowspan="3" |NVCC_3V3
−
|I/O
+
| rowspan="3" |I/O
−
|internally used for NAND
+
| rowspan="3" |internally used for NAND
−
|
+
|ALT0
−
|
+
|RAWNAND_DQS
 
|-
 
|-
−
|J1.126
+
|ALT1
−
|NAND_ALE
+
|QSPI_A_DQS
−
|CPU.NAND_ALE
+
|-
−
|G19
+
|ALT5
−
|NVCC_3V3
+
|GPIO3_IO14
−
|I/O
+
|-
−
|internally used for NAND
+
| rowspan="3" |J1.126
−
|
+
| rowspan="3" |NAND_ALE
−
|
+
| rowspan="3" |CPU.NAND_ALE
 +
| rowspan="3" |G19
 +
| rowspan="3" |NVCC_3V3
 +
| rowspan="3" |I/O
 +
| rowspan="3" |internally used for NAND
 +
|ALT0
 +
|RAWNAND_ALE
 +
|-
 +
|ALT1
 +
|QSPI_A_SCLK
 +
|-
 +
|ALT5
 +
|GPIO3_IO00
 
|-
 
|-
 
|J1.128
 
|J1.128
Line 2,200: Line 2,116:
 
|I/O
 
|I/O
 
|???
 
|???
 +
|
 +
|
 +
|-
 +
|
 +
|
 +
|
 +
|
 +
|
 +
|
 +
|
 
|
 
|
 
|
 
|
Line 2,333: Line 2,259:
 
|
 
|
 
|-
 
|-
−
|J1.156
+
| rowspan="3" |J1.156
−
|NAND_RE_B
+
| rowspan="3" |NAND_RE_B
−
|CPU.NAND_RE_B
+
| rowspan="3" |CPU.NAND_RE_B
−
|K19
+
| rowspan="3" |K19
−
|NVCC_3V3
+
| rowspan="3" |NVCC_3V3
−
|I/O
+
| rowspan="3" |I/O
−
|
+
| rowspan="3" |
−
|
+
|ALT0
−
|
+
|RAWNAND_RE_B
 
|-
 
|-
−
|J1.158
+
|ALT1
−
|NAND_READY_B
+
|QSPI_B_DQS
−
|CPU.NAND_READY_B
 
−
|K20
 
−
|NVCC_3V3
 
−
|I/O
 
−
|
 
−
|
 
−
|
 
 
|-
 
|-
−
|J1.160
+
|ALT5
−
|NAND_WE_B
+
|GPIO3_IO15
−
|CPU.NAND_WE_B
+
|-
−
|K22
+
| rowspan="2" |J1.158
−
|NVCC_3V3
+
| rowspan="2" |NAND_READY_B
−
|I/O
+
| rowspan="2" |CPU.NAND_READY_B
−
|
+
| rowspan="2" |K20
−
|
+
| rowspan="2" |NVCC_3V3
−
|
+
| rowspan="2" |I/O
 +
| rowspan="2" |
 +
|ALT0
 +
|RAWNAND_READY_B
 +
|-
 +
|ALT5
 +
|GPIO3_IO16
 +
|-
 +
| rowspan="2" |J1.160
 +
| rowspan="2" |NAND_WE_B
 +
| rowspan="2" |CPU.NAND_WE_B
 +
| rowspan="2" |K22
 +
| rowspan="2" |NVCC_3V3
 +
| rowspan="2" |I/O
 +
| rowspan="2" |
 +
|ALT0
 +
|RAWNAND_WE_B
 +
|-
 +
|ALT5
 +
|GPIO3_IO17
 +
|-
 +
| rowspan="2" |J1.162
 +
| rowspan="2" |NAND_WP_B
 +
| rowspan="2" |CPU.NAND_WP_B
 +
| rowspan="2" |K21
 +
| rowspan="2" |NVCC_3V3
 +
| rowspan="2" |I/O
 +
| rowspan="2" |
 +
|ALT0
 +
|RAWNAND_WP_B
 
|-
 
|-
−
|J1.162
+
|ALT5
−
|NAND_WP_B
+
|GPIO3_IO18
−
|CPU.NAND_WP_B
 
−
|K21
 
−
|NVCC_3V3
 
−
|I/O
 
−
|
 
−
|
 
−
|
 
 
|-
 
|-
 
|J1.164
 
|J1.164
Line 2,380: Line 2,321:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.166
 
|J1.166
Line 2,390: Line 2,330:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.168
 
|J1.168
Line 2,400: Line 2,339:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.170
 
|J1.170
Line 2,410: Line 2,348:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.172
 
|J1.172
Line 2,420: Line 2,357:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.174
 
|J1.174
Line 2,430: Line 2,366:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.176
 
|J1.176
Line 2,440: Line 2,375:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.178
 
|J1.178
Line 2,450: Line 2,384:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.180
 
|J1.180
Line 2,460: Line 2,393:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.182
 
|J1.182
Line 2,470: Line 2,402:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.184
 
|J1.184
Line 2,480: Line 2,411:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.186
 
|J1.186
Line 2,490: Line 2,420:
 
|S
 
|S
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.188
 
|J1.188
Line 2,500: Line 2,429:
 
|S
 
|S
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.190
 
|J1.190
Line 2,510: Line 2,438:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.192
 
|J1.192
Line 2,520: Line 2,447:
 
|I
 
|I
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.194
 
|J1.194
Line 2,530: Line 2,456:
 
|I
 
|I
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.196
 
|J1.196
Line 2,540: Line 2,465:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.198
 
|J1.198
Line 2,550: Line 2,474:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.200
 
|J1.200
Line 2,560: Line 2,483:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.202
 
|J1.202
Line 2,570: Line 2,492:
 
|D
 
|D
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J1.204
 
|J1.204
Line 2,580: Line 2,501:
 
|G
 
|G
 
|
 
|
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|}
 
|}
Line 2,838: Line 2,758:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.2
 
|J5.2
Line 2,847: Line 2,766:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.3
 
|J5.3
Line 2,856: Line 2,774:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.4
 
|J5.4
Line 2,865: Line 2,782:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.5
 
|J5.5
Line 2,874: Line 2,790:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.6
 
|J5.6
Line 2,883: Line 2,798:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.7
 
|J5.7
Line 2,892: Line 2,806:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.8
 
|J5.8
Line 2,901: Line 2,814:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.9
 
|J5.9
Line 2,910: Line 2,822:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.10
 
|J5.10
Line 2,919: Line 2,830:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.11
 
|J5.11
Line 2,928: Line 2,838:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.12
 
|J5.12
Line 2,937: Line 2,846:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.13
 
|J5.13
Line 2,946: Line 2,854:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.14
 
|J5.14
Line 2,955: Line 2,862:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.15
 
|J5.15
Line 2,964: Line 2,870:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.16
 
|J5.16
Line 2,973: Line 2,878:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.17
 
|J5.17
Line 2,982: Line 2,886:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.18
 
|J5.18
Line 2,991: Line 2,894:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.19
 
|J5.19
Line 3,000: Line 2,902:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.20
 
|J5.20
Line 3,009: Line 2,910:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.21
 
|J5.21
Line 3,018: Line 2,918:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.22
 
|J5.22
Line 3,027: Line 2,926:
 
| -
 
| -
 
|D
 
|D
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.23
 
|J5.23
Line 3,036: Line 2,934:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
−
|
+
| colspan="2" |
−
|
 
 
|-
 
|-
 
|J5.24
 
|J5.24

Revision as of 06:53, 25 September 2020

HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
History
Version Issue Date Notes
1.0.0 Sep 2020 First release


Pinout Table[edit | edit source]

Introduction[edit | edit source]

This chapter contains the pinout description of the MITO 8M module, grouped in two tables (odd and even pins) that report the pin mapping of the 204-pin SO-DIMM MITO 8M connector.

Each row in the pinout tables contains the following information:

Pin Reference to the connector pin
Pin Name Pin (signal) name on the AxelLite connectors
Internal
connections 		Connections to the Axel Ultra components
  • CPU.<x> : pin connected to CPU pad named <x>
  • PMIC.<x> : pin connected to the Power Manager IC
  • LAN.<x> : pin connected to the LAN PHY
  • BRIDGE.<x>  : pin connected to the MIPI-to-LVDS bridge
  • SV.<x>: pin connected to voltage supervisor
Ball/pin # Component ball/pin number connected to signal
Voltage I/O voltage levels
Type Pin type:
  • I = Input
  • O = Output
  • D = Differential
  • Z = High impedance
  • S = Power supply voltage
  • G = Ground
  • A = Analog signal
Notes Remarks on special pin characteristics
Pin MUX alternative functions Muxes:
  • Pin ALT-0
  • Pin ALT-1
  • Pin ALT-2
  • Pin ALT-3
  • Pin ALT-4
  • Pin ALT-5
  • Pin ALT-6
  • Pin ALT-7
  • Pin ALT-8

Pinout Table ODD pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage|domain Type Notes Alternative Functions
J1.1 DGND DGND - - G
J1.3 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.5 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.7 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.9 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.11 DGND DGND - - G
J1.13 ETH0_LED1 LAN.LED1/PME_N1 17 NVCC_1V8 I/O must be level translated if used @ 3V3
J1.15 ETH0_LED2 LAN.LED2 15 NVCC_1V8 I/O must be level translated if used @ 3V3
J1.17 DGND DGND - - G
J1.19 ETH0_TXRX0_P LAN.TXRXP_A 2 - D
J1.21 ETH0_TXRX0_M LAN.TXRXM_A 3 - D
J1.23 ETH0_TXRX1_P LAN.TXRXP_B 5 - D
J1.25 ETH0_TXRX1_M LAN.TXRXM_B 6 - D
J1.27 ETH0_TXRX2_P LAN.TXRXP_C 7 - D
J1.29 ETH0_TXRX2_M LAN.TXRXM_C 8 - D
J1.31 ETH0_TXRX3_P LAN.TXRXP_D 10 - D
J1.33 ETH0_TXRX3_M LAN.TXRXM_D 11 - D
J1.35 DGND DGND - - G
J1.37 GPIO1_IO00 CPU.GPIO1_IO00 T6 NVCC_3V3 I/O ALT0 GPIO1_IO00
ALT1 CCM_ENET_PHY_REF_CLK_ROOT
ALT5 ANAMIX_REF_CLK_32K
ALT6 CCM_EXT_CLK1
J1.39 GPIO1_IO01 CPU.GPIO1_IO01 T7 NVCC_3V3 I/O ALT0 GPIO1_IO01
ALT1 PWM1_OUT
ALT5 ANAMIX_REF_CLK_25M
ALT6 CCM_EXT_CLK2
J1.41 SPDIF_EXT_CLK CPU.SPDIF_EXT_CLK E6 NVCC_3V3 I/O ALT0 SPDIF1_EXT_CLK
ALT1 PWM1_OUT
ALT5 GPIO5_IO05
J1.43 GPIO1_IO13 CPU.GPIO1_IO13 K6 NVCC_3V3 I/O ALT0 GPIO1_IO13
ALT1 USB1_OTG_OC
ALT5 PWM2_OUT
J1.45 VDD_PHY_1V8
J1.47 ECSPI2_SCLK CPU.ECSPI2_SCLK C5 NVCC_3V3 I/O ALT0 ECSPI2_SCLK
ALT1 UART4_RX
ALT5 GPIO5_IO10
J1.49 ECSPI2_MOSI CPU.ECSPI2_MOSI E5 NVCC_3V3 I/O ALT0 ECSPI2_MOSI
ALT1 UART4_TX
ALT5 GPIO5_IO11
J1.51 GPIO1_IO08 CPU.GPIO1_IO08 N7 NVCC_3V3 I/O ALT0 GPIO1_IO08
ALT1 ENET1_1588_EVENT0_IN
ALT5 USDHC2_RESET_B
J1.53 GPIO1_IO09 CPU.GPIO1_IO09 M7 NVCC_3V3 I/O ALT0 GPIO1_IO09
ALT1 ENET1_1588_EVENT0_OUT
ALT5 SDMA2_EXT_EVENT0
J1.55 ECSPI2_MISO CPU.ECSPI2_MISO B5 NVCC_3V3 I/O ALT0 ECSPI2_MISO
ALT1 UART4_CTS_B
ALT5 GPIO5_IO12
J1.57 DGND DGND - - G
J1.59 ECSPI2_SS0 CPU.ECSPI2_SS0 A5 NVCC_3V3 I/O ALT0 ECSPI2_SS0
ALT1 UART4_RTS_B
ALT5 GPIO5_IO13
J1.61 GPIO1_IO05 CPU.GPIO1_IO05 P7 NVCC_3V3 I/O ALT0 GPIO1_IO05
ALT1 M4_NMI
ALT5 CCM_PMIC_READY
J1.63 I2C2_SCL CPU.I2C2_SCL G7 NVCC_3V3 I/O ALT0 I2C2_SCL
ALT1 ENET1_1588_EVENT1_IN
ALT5 GPIO5_IO16
J1.65 I2C2_SDA CPU.I2C2_SDA F7 NVCC_3V3 I/O ALT0 I2C2_SDA
ALT1 ENET1_1588_EVENT1_OUT
ALT5 GPIO5_IO17
J1.67 GPIO1_IO06 CPU.GPIO1_IO06 N5 NVCC_3V3 I/O ALT0 GPIO1_IO06
ALT1 ENET1_MDC
ALT5 USDHC1_CD_B
ALT6 CCM_EXT_CLK3
J1.69 SAI2_RXC CPU.SAI2_RXC H3 NVCC_3V3 I/O ALT0 SAI2_RX_BCLK
ALT1 SAI5_TX_BCLK
ALT5 GPIO4_IO22
J1.71 SAI2_RXFS CPU.SAI2_RXFS J4 NVCC_3V3 I/O ALT0 SAI2_RX_SYNC
ALT1 SAI5_TX_SYNC
ALT5 GPIO4_IO21
J1.73 DGND DGND - - G
J1.75 SD2_DATA0 CPU.SD2_DATA0 N22 NVCC_3V3 I/O ALT0 USDHC2_DATA0
ALT5 GPIO2_IO15
J1.77 SD2_DATA1 CPU.SD2_DATA1 N21 NVCC_3V3 I/O ALT0 USDHC2_DATA1
ALT5 GPIO2_IO16
J1.79 SD2_DATA2 CPU.SD2_DATA2 P22 NVCC_3V3 I/O ALT0 USDHC2_DATA2
ALT5 GPIO2_IO17
J1.81 SD2_DATA3 CPU.SD2_DATA03 P21 NVCC_3V3 I/O ALT0 USDHC2_DATA3
ALT5 GPIO2_IO18
J1.83 SD2_CMD CPU.SD2_CMD M22 NVCC_3V3 I/O ALT0 USDHC2_CMD
ALT5 GPIO2_IO14
J1.85 SD2_CLK CPU.SD2_CLK L22 NVCC_3V3 I/O ALT0 USDHC2_CLK
ALT5 GPIO2_IO13
J1.87 DGND DGND - - G
J1.89 UART3_TXD CPU.UART3_TXD B7 NVCC_3V3 I/O ALT0 UART3_TX
ALT1 UART1_RTS_B
ALT5 GPIO5_IO27
J1.91 UART3_RXD CPU.UART3_RXD A6 NVCC_3V3 I/O ALT0 UART3_RX
ALT1 UART1_CTS_B
ALT5 GPIO5_IO26
J1.93 UART4_TXD CPU.UART4_TXD D7 NVCC_3V3 I/O ALT0 UART4_TX
ALT1 UART2_RTS_B
ALT2 PCIE2_CLKREQ_B
ALT5 GPIO5_IO29
J1.95 UART4_RXD CPU.UART4_RXD C6 NVCC_3V3 I/O ALT0 UART4_RX
ALT1 UART2_CTS_B
ALT2 PCIE1_CLKREQ_B
ALT5 GPIO5_IO28
J1.97 SD2_WP CPU.SD2_WP M21 NVCC_3V3 I/O ALT0 USDHC2_WP
ALT5 GPIO2_IO20
J1.99 SD2_RST_B CPU.SD2_RESET_B R22 NVCC_3V3 I/O ALT0 USDHC2_RESET_B
ALT5 GPIO2_IO19
J1.101 HDMI_DDC_SCL CPU.HDMI_DDC_SCL R3 VDD_PHY_1V8 I/O
J1.103 HDMI_DDC_SDA CPU.HDMI_DDC_SDA P3 VDD_PHY_1V8 I/O
J1.105 HDMI_AUX_N CPU.HDMI_AUX_N V2 - D connected with capacitor in series
J1.107 HDMI_AUX_P CPU.HDMI_AUX_P V1 - D connected with capacitor in series
J1.109 DGND DGND - - G
J1.111 HDMI_TX_M_LN_3 CPU.HDMI_TX_M_LN_3 M2 - D connected with capacitor in series
J1.113 HDMI_TX_P_LN_3 CPU.HDMI_TX_P_LN_3 M1 - D connected with capacitor in series
J1.115 HDMI_TX_M_LN_0 CPU.HDMI_TX_M_LN_0 T2 - D connected with capacitor in series
J1.117 HDMI_TX_P_LN_0 CPU.HDMI_TX_P_LN_0 T1 - D connected with capacitor in series
J1.119 HDMI_TX_M_LN_1 CPU.HDMI_TX_M_LN_1 U1 - D connected with capacitor in series
J1.121 HDMI_TX_P_LN_1 CPU.HDMI_TX_P_LN_1 U2 - D connected with capacitor in series
J1.123 HDMI_TX_M_LN_2 CPU.HDMI_TX_M_LN_2 N1 - D connected with capacitor in series
J1.125 HDMI_TX_P_LN_2 CPU.HDMI_TX_P_LN_2 N2 - D connected with capacitor in series
J1.127 HDMI_CEC CPU.HDMI_CEC W3 VDD_PHY_1V8 I/O
J1.129 HDMI_HPD CPU.HDMI_HPD W2 VDD_PHY_1V8 I/O
J1.131 DGND DGND - - G
J1.133 LVDS0_CLK_N BRIDGE.A_CLKN F9 - D
J1.135 LVDS0_CLK_P BRIDGE.A_CLKP F8 - D
J1.137 LVDS0_TX0_N BRIDGE.A_Y0N C9 - D
J1.139 LVDS0_TX0_P BRIDGE.A_Y0P C8 - D
J1.141 LVDS0_TX1_N BRIDGE.A_Y1N D9 - D
J1.143 LVDS0_TX1_P BRIDGE.A_Y1P D8 - D
J1.145 LVDS0_TX2_N BRIDGE.A_Y2N E9 - D
J1.147 LVDS0_TX2_P BRIDGE.A_Y2P E8 - D
J1.149 LVDS0_TX3_N BRIDGE.A_Y3N G9 - D
J1.151 LVDS0_TX3_P BRIDGE.A_Y3P G8 - D
J1.153 DGND DGND - - G
J1.155 LVDS1_CLK_N BRIDGE.B_CLKN A6 - D
J1.157 LVDS1_CLK_P BRIDGE.B_CLKP B6 - D
J1.159 LVDS1_TX0_N BRIDGE.B_Y0N A3 - D
J1.161 LVDS1_TX0_P BRIDGE.B_Y0P B3 - D
J1.163 LVDS1_TX1_N BRIDGE.B_Y1N A4 - D
J1.165 LVDS1_TX1_P BRIDGE.B_Y1P B4 - D
J1.167 LVDS1_TX2_N BRIDGE.B_Y2N A5 - D
J1.169 LVDS1_TX2_P BRIDGE.B_Y2P B5 - D
J1.171 LVDS1_TX3_N BRIDGE.B_Y3N A7 - D
J1.173 LVDS1_TX3_P BRIDGE.B_Y3P B7 - D
J1.175 DGND DGND - - G
J1.177 SD2_CD_B CPU.SD2_CD_B L21 NVCC_3V3 I/O ALT0 USDHC2_CD_B
ALT5 GPIO2_IO12
J1.179 ECSPI1_SS0 CPU.ECSPI1_SS0 D4 NVCC_3V3 I/O ALT0 ECSPI1_SS0
ALT1 UART3_RTS_B
ALT5 GPIO5_IO09
J1.181 ECSPI1_SCLK CPU.ECSPI1_SCLK D5 NVCC_3V3 I/O ALT0 ECSPI1_SCLK
ALT1 UART3_RX
ALT5 GPIO5_IO06
J1.183 ECSPI1_MISO CPU.ECSPI1_MISO B4 NVCC_3V3 I/O ALT0 ECSPI1_MISO
ALT1 UART3_CTS_B
ALT5 GPIO5_IO08
J1.185 GPIO1_IO03 CPU.GPIO1_IO03 P4 NVCC_3V3 I/O ALT0 GPIO1_IO03
ALT1 USDHC1_VSELECT
ALT5 SDMA1_EXT_EVENT0
J1.187 UART2_TXD CPU.UART2_TXD D6 NVCC_3V3 I/O used as default Linux console ALT0 UART2_TX
ALT1 ECSPI3_SS0
ALT5 GPIO5_IO25
J1.189 UART2_RXD CPU.UART2_RXD B6 NVCC_3V3 I/O ALT0 UART2_RXD
ALT1 ECSPI3_MISO
ALT5 GPIO5_IO24
J1.191 UART1_TXD CPU.UART1_TXD A7 NVCC_3V3 I/O ALT0 UART1_TX
ALT1 ECSPI3_MOSI
ALT5 GPIO5_IO23
J1.193 UART1_RXD CPU.UART1_RXD C7 NVCC_3V3 I/O ALT0 UART1_RXD
ALT1 ECSPI3_SCLK
ALT5 GPIO5_IO22
J1.195 ECSPI1_MOSI CPU.ECSPI1_MOSI A4 NVCC_3V3 I/O ALT0 ECSPI1_MOSI
ALT1 UART3_TX
ALT5 GPIO5_IO07
J1.197 GPIO1_IO14 CPU.GPIO1_IO14 K7 NVCC_3V3 I/O ALT0 GPIO1_IO14
ALT1 USB2_OTG_PWR
ALT5 PWM3_OUT
ALT6 CCM_CLKO1
J1.199 GPIO1_IO04 CPU.GPIO1_IO04 P5 NVCC_3V3 I/O ALT0 GPIO1_IO04
ALT1 USDHC2_VSELECT
ALT5 SDMA1_EXT_EVENT1
J1.201 GPIO1_IO12 CPU.GPIO1_IO12 L7 NVCC_3V3 I/O ALT0 GPIO1_IO12
ALT1 USB1_OTG_PWR
ALT5 SDMA2_EXT_EVENT1
J1.203 DGND DGND - - G

Pinout Table EVEN pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage|domain Type Notes Alternative Functions
J1.2 DGND DGND - - G
J1.4 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.6 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.8 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.10 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.12 DGND DGND - - G
J1.14 PMIC_LICELL PMIC.LICELL 30 - S
J1.16 CPU_ONOFF CPU.ONOFF W21 NVCC_SNVS I internal pull-up 100k to NVCC_SNVS
J1.18 BOARD_PGOOD - - NVCC_3V3 O
J1.20 BOOT_MODE_SEL BOOT MODE SELECTION - NVCC_3V3 I internal pull-up to NVCC_3V3
J1.22 CPU_PORn CPU.POR_B

PMIC.RESETMCU

W20

3

NVCC_SNVS I/O internal pull-up 100k to NVCC_SNVS
J1.24 EXT_RESET MASTER RESET - - I internal pull-up to NVCC_SNVS
J1.26 SAI3_RXC CPU.SAI3_RXC F4 NVCC_3V3 I/O ALT0 SAI3_RX_BCLK
ALT1 GPT1_CAPTURE2
ALT2 SAI5_RX_BCLK
ALT5 GPIO4_IO29
J1.28 GPIO1_IO02 CPU.GPIO1_IO02 R4 NVCC_3V3 I/O ALT0 GPIO1_IO02
ALT1 WDOG1_WDOG_B
ALT5 WDOG1_WDOG_ANY
ALT7 SJC_DE_B
J1.30 DGND DGND - - G
J1.32 SAI3_RXD CPU.SAI3_RXD F3 NVCC_3V3 I/O ALT0 SAI3_RX_DATA0
ALT1 GPT1_COMPARE1
ALT2 SAI5_RX_DATA0
ALT5 GPIO4_IO30
J1.34 SAI2_MCLK CPU.SAI2_MCLK H5 NVCC_3V3 I/O ALT0 SAI2_MCLK
ALT1 SAI5_MCLK
ALT5 GPIO4_IO27
J1.36 SAI3_RXFS CPU.SAI3_RXFS G4 NVCC_3V3 I/O ALT0 SAI3_RX_SYNC
ALT1 GPT1_CAPTURE1
ALT2 SAI5_RX_SYNC
ALT5 GPIO4_IO28
J1.38 I2C3_SCL CPU.I2C3_SCL G8 NVCC_3V3 I/O ALT0 I2C3_SCL
ALT1 PWM4_OUT
ALT2 GPT2_CLK
ALT5 GPIO5_IO18
J1.40 SAI3_TXFS CPU.SAI3_TXFS G3 NVCC_3V3 I/O ALT0 SAI3_TX_SYNC
ALT1 GPT1_CLK
ALT2 SAI5_RX_DATA1
ALT5 GPIO4_IO31
J1.42 SPDIF_RX CPU.SPDIF_RX G6 NVCC_3V3 I/O ALT0 SPDIF1_IN
ALT1 PWM2_OUT
ALT5 GPIO5_IO04
J1.44 SPDIF_TX CPU.SPDIF_TX F6 NVCC_3V3 I/O ALT0 SPDIF1_OUT
ALT1 PWM3_OUT
ALT5 GPIO5_IO03
J1.46 SAI3_MCLK CPU.SAI3_MCLK D3 NVCC_3V3 I/O ALT0 SAI3_MCLK
ALT1 PWM4_OUT
ALT2 SAI5_MCLK
ALT5 GPIO5_IO02
J1.48 I2C3_SDA CPU.I2C3_SDA E9 NVCC_3V3 I/O ALT0 I2C3_SDA
ALT1 PWM3_OUT
ALT2 GPT3_CLK
ALT5 GPIO5_IO19
J1.50 SAI3_TXC CPU.SAI3_TXC C4 NVCC_3V3 I/O ALT0 SAI3_TX_BCLK
ALT1 GPT1_COMPARE2
ALT2 SAI5_RX_DATA2
ALT5 GPIO5_IO00
J1.52 SAI3_TXD CPU.SAI3_TXD C3 NVCC_3V3 I/O ALT0 SAI3_TX_DATA0
ALT1 GPT1_COMPARE3
ALT2 SAI5_RX_DATA3
ALT5 GPIO5_IO01
J1.54 SD1_STROBE CPU.SD1_STROBE T24 NVCC_1V8

(NVCC_3V3 on request)

I/O internally used for eMMC

(available on NAND storage SOM) ???

ALT0 USDHC1_STROBE
ALT5 GPIO2_IO11
J1.56 DGND DGND - - G
J1.58 SAI5_MCLK CPU.SAI5_MCLK K4 NVCC_3V3 I/O ALT0 SAI5_MCLK
ALT1 SAI1_TX_BCLK
ALT2 SAI4_MCLK
ALT5 GPIO3_IO25
J1.60 GPIO1_IO15 CPU.GPIO1_IO15 J6 NVCC_3V3 I/O ALT0 GPIO1_IO15
ALT1 USB2_OTG_OC
ALT5 PWM4_OUT
ALT6 CCM_CLKO2
J1.62 SAI5_RXFS CPU.SAI5_RXFS N4 NVCC_3V3 I/O ALT0 SAI5_RX_SYNC
ALT1 SAI1_TX_DATA0
ALT5 GPIO3_IO19
J1.64 SAI5_RXC CPU.SAI5_RXC L5 NVCC_3V3 I/O ALT0 SAI5_RX_BCLK
ALT1 SAI1_TX_DATA1
ALT5 GPIO3_IO20
J1.66 SAI2_TXC CPU.SAI2_TXC J5 NVCC_3V3 I/O ALT0 SAI2_TX_BCLK
ALT1 SAI5_TX_DATA2
ALT5 GPIO4_IO25
J1.68 SAI2_TXD0 CPU.SAI2_TXD0 G5 NVCC_3V3 I/O ALT0 SAI2_TX_DATA0
ALT1 SAI5_TX_DATA3
ALT5 GPIO4_IO26
J1.70 SAI2_TXFS CPU.SAI2_TXFS H4 NVCC_3V3 I/O ALT0 SAI2_TX_SYNC
ALT1 SAI5_TX_DATA1
ALT5 GPIO4_IO24
J1.72 SAI2_RXD0 CPU.SAI2_RXD0 H6 NVCC_3V3 I/O ALT0 SAI2_RX_DATA0
ALT1 SAI5_TX_DATA0
ALT5 GPIO4_IO23
J1.74 SAI5_RXD0 CPU.SAI5_RXD0 M5 NVCC_3V3 I/O ALT0 SAI5_RX_DATA0
ALT1 SAI1_TX_DATA2
ALT5 GPIO3_IO21
J1.76 SAI5_RXD1 CPU.SAI5_RXD1 L4 NVCC_3V3 I/O ALT0 SAI5_RX_DATA1
ALT1 SAI1_TX_DATA3
ALT2 SAI1_TX_SYNC
ALT3 SAI5_TX_SYNC
ALT5 GPIO3_IO212
J1.78 SAI5_RXD2 CPU.SAI5_RXD2 M4 NVCC_3V3 I/O ALT0 SAI5_RX_DATA2
ALT1 SAI1_TX_DATA4
ALT2 SAI1_TX_SYNC
ALT3 SAI5_TX_BCLK
ALT5 GPIO3_IO23
J1.80 SAI5_RXD3 CPU.SAI5_RXD3 K5 NVCC_3V3 I/O ALT0 SAI5_RX_DATA3
ALT1 SAI1_TX_DATA5
ALT2 SAI1_TX_SYNC
ALT3 SAI5_TX_DATA0
ALT5 GPIO3_IO24
J1.82 DGND DGND - - G
J1.84 CLK2_N CPU.CLK2_N T22 VDDA_1V8 D
J1.86 CLK2_P CPU.CLK2_P U22 VDDA_1V8 D
J1.88 PCIE1_REF_CLKN CPU.PCIE1_REF_PAD_CLK_N K24 VDD_PHY_3V3 D
J1.90 PCIE1_REF_CLKP CPU.PCIE1_REF_PAD_CLK_P K25 VDD_PHY_3V3 D
J1.92 PCIE1_RXN CPU.PCIE1_RXN_N H24 VDD_PHY_3V3 D
J1.94 PCIE1_RXP CPU.PCIE1_RXN_P H25 VDD_PHY_3V3 D
J1.96 PCIE1_TXN CPU.PCIE1_TXN_N J24 VDD_PHY_3V3 D
J1.98 PCIE1_TXP CPU.PCIE1_TXN_P J25 VDD_PHY_3V3 D
J1.100 DGND DGND - - G
J1.102 CSI1_CLK_N CPU.MIPI_CSI1_CLK_N A22 - D
J1.104 CSI1_CLK_P CPU.MIPI_CSI1_CLK_P B22 - D
J1.106 CSI1_D0_N CPU.MIPI_CSI1_D0_N A23 - D
J1.108 CSI1_D0_P CPU.MIPI_CSI1_D0_P B23 - D
J1.110 CSI1_D1_N CPU.MIPI_CSI1_D1_N C22 - D
J1.112 CSI1_D1_P CPU.MIPI_CSI1_D1_P D22 - D
J1.114 CSI1_D2_N CPU.MIPI_CSI1_D2_N B24 - D
J1.116 CSI1_D2_P CPU.MIPI_CSI1_D2_P C23 - D
J1.118 CSI1_D3_N CPU.MIPI_CSI1_D3_N C21 - D
J1.120 CSI1_D3_P CPU.MIPI_CSI1_D3_P D21 - D
J1.122 DGND DGND - - G
J1.124 NAND_DQS CPU.NAND_DQS M20 NVCC_3V3 I/O internally used for NAND ALT0 RAWNAND_DQS
ALT1 QSPI_A_DQS
ALT5 GPIO3_IO14
J1.126 NAND_ALE CPU.NAND_ALE G19 NVCC_3V3 I/O internally used for NAND ALT0 RAWNAND_ALE
ALT1 QSPI_A_SCLK
ALT5 GPIO3_IO00
J1.128 NAND_CE0_B // SD1_CLK CPU.NAND_CE0_B // CPU.SD1_CLK H19 // L25 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.130 NAND_CE1_B // SD1_CMD CPU.NAND_CE1_B // CPU.SD1_CMD G21 // L24 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.132 NAND_CE2_B // SD1_RST_B CPU.NAND_CE2_B // CPU.SD1_RST_B F21 // R24 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.134 NAND_CE3_B // SD1_STROBE CPU.NAND_CE3_B // CPU.SD1_STROBE H20 // T24 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.136 NAND_CLE DGND H21 NVCC_3V3 I/O
J1.138 NAND_DATA00 // SD1_DATA0 CPU.NAND_DATA00 // CPU.SD1_DATA0 G20 // M25 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.140 NAND_DATA01 // SD1_DATA1 CPU.NAND_DATA01 // CPU.SD1_DATA1 J20 // M24 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.142 NAND_DATA02 // SD1_DATA2 CPU.NAND_DATA02 // CPU.SD1_DATA2 H22 // N25 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.144 NAND_DATA03 // SD1_DATA3 CPU.NAND_DATA03 // CPU.SD1_DATA3 J21 // P25 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.146 DGND DGND - - G
J1.148 NAND_DATA04 // SD1_DATA4 CPU.NAND_DATA04 // CPU.SD1_DATA4 L20 // N24 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.150 NAND_DATA05 // SD1_DATA5 CPU.NAND_DATA05 // CPU.SD1_DATA5 J22 // P24 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.152 NAND_DATA06 // SD1_DATA6 CPU.NAND_DATA06 // CPU.SD1_DATA6 L19 // R25 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.154 NAND_DATA07 // SD1_DATA7 CPU.NAND_DATA07 // CPU.SD1_DATA7 M19 // T25 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.156 NAND_RE_B CPU.NAND_RE_B K19 NVCC_3V3 I/O ALT0 RAWNAND_RE_B
ALT1 QSPI_B_DQS
ALT5 GPIO3_IO15
J1.158 NAND_READY_B CPU.NAND_READY_B K20 NVCC_3V3 I/O ALT0 RAWNAND_READY_B
ALT5 GPIO3_IO16
J1.160 NAND_WE_B CPU.NAND_WE_B K22 NVCC_3V3 I/O ALT0 RAWNAND_WE_B
ALT5 GPIO3_IO17
J1.162 NAND_WP_B CPU.NAND_WP_B K21 NVCC_3V3 I/O ALT0 RAWNAND_WP_B
ALT5 GPIO3_IO18
J1.164 DGND DGND - - G
J1.166 CLK1_N CPU.CLK1_N T23 D
J1.168 CLK1_P CPU.CLK1_P R23 D
J1.170 USB2_RXN CPU.USB2_RX_N B8 D
J1.172 USB2_RXP CPU.USB2_RX_P A8 D
J1.174 USB2_TXN CPU.USB2_TX_N B9 D
J1.176 USB2_TXP CPU.USB2_TX_P A9 D
J1.178 USB1_RXN CPU.USB1_RX_N B12 D
J1.180 USB1_RXP CPU.USB1_RX_P A12 D
J1.182 USB1_TXN CPU.USB1_TX_N B13 D
J1.184 USB1_TXP CPU.USB1_TX_P A13 D
J1.186 USB1_VBUS CPU.USB1_VBUS D14 - S
J1.188 USB2_VBUS CPU.USB2_VBUS D9 - S
J1.190 DGND DGND - - G
J1.192 USB1_ID CPU.USB1_ID C14 VDD_PHY_3V3 I
J1.194 USB2_ID CPU.USB2_ID C9 VDD_PHY_3V3 I
J1.196 USB1_DN CPU.USB1_DN B14 - D
J1.198 USB1_DP CPU.USB1_DP A14 - D
J1.200 USB2_DP CPU.USB2_DP A10 - D
J1.202 USB2_DN CPU.USB2_DN B10 - D
J1.204 DGND DGND - - G

Pinout Table J4 pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage|domain Type Notes Alternative Functions
J4.1 DGND DGND - - G
J4.2 SAI1_RXD7 CPU.SAI1_RXD7 G1 NVCC_3V3 I/O internally used for BOOT config
J4.3 SAI1_RXD6 CPU.SAI1_RXD6 G2 NVCC_3V3 I/O internally used for BOOT config
J4.4 SAI1_RXD5 CPU.SAI1_RXD5 F1 NVCC_3V3 I/O internally used for BOOT config
J4.5 SAI1_RXD4 CPU.SAI1_RXD4 J1 NVCC_3V3 I/O internally used for BOOT config
J4.6 SAI1_RXD3 CPU.SAI1_RXD3 J2 NVCC_3V3 I/O internally used for BOOT config
J4.7 SAI1_RXD2 CPU.SAI1_RXD2 H2 NVCC_3V3 I/O internally used for BOOT config
J4.8 SAI1_RXD1 CPU.SAI1_RXD1 L2 NVCC_3V3 I/O internally used for BOOT config
J4.9 SAI1_RXD0 CPU.SAI1_RXD0 K2 NVCC_3V3 I/O internally used for BOOT config
J4.10 SAI1_RXC CPU.SAI1_RXC K1 NVCC_3V3 I/O
J4.11 SAI1_RXFS CPU.SAI1_RXFS L1 NVCC_3V3 I/O
J4.12 DGND DGND - - G
J4.13 SAI1_MCLK CPU.SAI1_MCLK NVCC_3V3 I/O
J4.14 DGND DGND - - G
J4.15 SAI1_TXFS CPU.SAI1_TXFS H4 NVCC_3V3 I/O
J4.16 SAI1_TXC CPU.SAI1_TXC J5 NVCC_3V3 I/O
J4.17 SAI1_TXD0 CPU.SAI1_TXD0 F2 NVCC_3V3 I/O internally used for BOOT config
J4.18 SAI1_TXD1 CPU.SAI1_TXD1 E2 NVCC_3V3 I/O internally used for BOOT config
J4.19 SAI1_TXD2 CPU.SAI1_TXD2 B2 NVCC_3V3 I/O internally used for BOOT config
J4.20 SAI1_TXD3 CPU.SAI1_TXD3 D1 NVCC_3V3 I/O internally used for BOOT config
J4.21 SAI1_TXD4 CPU.SAI1_TXD4 D2 NVCC_3V3 I/O internally used for BOOT config
J4.22 SAI1_TXD5 CPU.SAI1_TXD5 C2 NVCC_3V3 I/O internally used for BOOT config
J4.23 SAI1_TXD6 CPU.SAI1_TXD6 B3 NVCC_3V3 I/O internally used for BOOT config
J4.24 SAI1_TXD7 CPU.SAI1_TXD7 C1 NVCC_3V3 I/O internally used for BOOT config
J4.25 DGND DGND - - G

Pinout Table J5 pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage|domain Type Notes Alternative Functions
J5.1 DGND DGND - - G
J5.2 PCIE2_RXN CPU.PCIE2_RXN_N D24 - D
J5.3 PCIE2_RXP CPU.PCIE2_RXN_P D25 - D
J5.4 DGND DGND - - G
J5.5 PCIE2_TXN CPU.PCIE2_TXN_N E24 - D
J5.6 PCIE2_TXP CPU.PCIE2_TXN_P E25 - D
J5.7 DGND DGND - - G
J5.8 PCIE2_REF_CLKN CPU.PCIE2_REF_PAD_CLK_N F24 - D
J5.9 PCIE2_REF_CLKP CPU.PCIE2_REF_PAD_CLK_P F25 - D
J5.10 DGND DGND - - G
J5.11 CSI_P2_CKN CPU.MIPI_CSI2_CLK_N A19 - D
J5.12 CSI_P2_CKP CPU.MIPI_CSI2_CLK_P B19 - D
J5.13 DGND DGND - - G
J5.14 CSI_P2_DN0 CPU.MIPI_CSI2_D0_N C20 - D
J5.15 CSI_P2_DP0 CPU.MIPI_CSI2_D0_P D10 - D
J5.16 CSI_P2_DN1 CPU.MIPI_CSI2_D1_N A20 - D
J5.17 CSI_P2_DP1 CPU.MIPI_CSI2_D1_P B20 - D
J5.18 DGND DGND - - G
J5.19 CSI_P2_DN2 CPU.MIPI_CSI2_D2_N A21 - D
J5.20 CSI_P2_DP2 CPU.MIPI_CSI2_D2_P B21 - D
J5.21 CSI_P2_DN3 CPU.MIPI_CSI2_D3_N C19 - D
J5.22 CSI_P2_DP3 CPU.MIPI_CSI2_D3_P D19 - D
J5.23 DGND DGND - - G
J5.24 I2C4_SCL CPU.I2C4_SCL F8 NVCC_3V3 I/O
J5.25 I2C4_SDA CPU.I2C4_SDA F9 NVCC_3V3 I/O

Pinout Table JD5 pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage|domain Type Notes Alternative Functions
JD5.1 DGND DGND - - G
JD5.2 EEPROM_WP Internal EEPROM Write Protect - NVCC_3V3 I
JD5.3 NC Not Connected - - Z
JD5.4 JTAG_TCK CPU.JTAG_TCK T5 NVCC_3V3 I internal pull-up 10k to NVCC_3V3
JD5.5 JTAG_TMS CPU.JTAG_TMS V5 NVCC_3V3 I
JD5.6 JTAG_TDO CPU.JTAG_TDO U5 NVCC_3V3 O
JD5.7 JTAG_TDI CPU.JTAG_TDI W5 NVCC_3V3 I
JD5.8 JTAG_nTRST CPU.JTAG_TRST_B U6 NVCC_3V3 I
JD5.9 CPU_PORn CPU.POR_B

PMIC.RESETMCU

W20

3

NVCC_SNVS I/O internal pull-up 100k to NVCC_SNVS
JD5.10 NVCC_3V3 NVCC_3V3 - - S
HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
Retrieved from "https://wiki.dave.eu/index.php?title=MITO_8M_SOM/MITO_8M_Hardware/Pinout_Table&oldid=10240"