Difference between revisions of "MITO 8M SOM/MITO 8M Hardware/Pinout Table"

From DAVE Developer's Wiki
Jump to: navigation, search
(→‎Pinout Table JD5 pins declaration)
(→‎Pinout Table ODD pins declaration)
Line 80: Line 80:
 
! latexfontsize="scriptsize" | Type  
 
! latexfontsize="scriptsize" | Type  
 
! latexfontsize="scriptsize" | Notes
 
! latexfontsize="scriptsize" | Notes
−
! latexfontsize="scriptsize" | Alternative Functions
+
! colspan="2" latexfontsize="scriptsize" | Alternative Functions
 
|-
 
|-
 
|J1.1
 
|J1.1
Line 88: Line 88:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
 +
|
 
|
 
|
 
|
 
|
Line 97: Line 98:
 
|3.3VIN
 
|3.3VIN
 
|S
 
|S
 +
|
 
|
 
|
 
|
 
|
Line 106: Line 108:
 
|3.3VIN
 
|3.3VIN
 
|S
 
|S
 +
|
 
|
 
|
 
|
 
|
Line 115: Line 118:
 
|3.3VIN
 
|3.3VIN
 
|S
 
|S
 +
|
 
|
 
|
 
|
 
|
Line 124: Line 128:
 
|3.3VIN
 
|3.3VIN
 
|S
 
|S
 +
|
 
|
 
|
 
|
 
|
Line 133: Line 138:
 
| -
 
| -
 
|G
 
|G
 +
|
 
|
 
|
 
|
 
|
Line 143: Line 149:
 
|I/O
 
|I/O
 
|must be level translated if used @ 3V3
 
|must be level translated if used @ 3V3
 +
|
 
|
 
|
 
|-
 
|-
Line 152: Line 159:
 
|I/O
 
|I/O
 
|must be level translated if used @ 3V3
 
|must be level translated if used @ 3V3
 +
|
 
|
 
|
 
|-
 
|-
Line 160: Line 168:
 
| -
 
| -
 
|G
 
|G
 +
|
 
|
 
|
 
|
 
|
Line 169: Line 178:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 178: Line 188:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 187: Line 198:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 196: Line 208:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 205: Line 218:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 214: Line 228:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 223: Line 238:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 232: Line 248:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 241: Line 258:
 
| -
 
| -
 
|G
 
|G
 +
|
 
|
 
|
 
|
 
|
 
|-
 
|-
−
|J1.37
+
| rowspan="4" |J1.37
 +
| rowspan="4" |GPIO1_IO00
 +
| rowspan="4" |CPU.GPIO1_IO00
 +
| rowspan="4" |T6
 +
| rowspan="4" |NVCC_3V3
 +
| rowspan="4" |I/O
 +
|
 +
|ALT0
 
|GPIO1_IO00
 
|GPIO1_IO00
−
|CPU.GPIO1_IO00
+
|-
−
|T6
+
|
−
|NVCC_3V3
+
|ALT1
−
|I/O
+
|CCM_ENET_PHY_REF_CLK_ROOT
 +
|-
 
|
 
|
 +
|ALT5
 +
|ANAMIX_REF_CLK_32K
 +
|-
 
|
 
|
 +
|ALT6
 +
|CCM_EXT_CLK1
 
|-
 
|-
−
|J1.39
+
| rowspan="4" |J1.39
 +
| rowspan="4" |GPIO1_IO01
 +
| rowspan="4" |CPU.GPIO1_IO01
 +
| rowspan="4" |T7
 +
| rowspan="4" |NVCC_3V3
 +
| rowspan="4" |I/O
 +
|
 +
|ALT0
 
|GPIO1_IO01
 
|GPIO1_IO01
−
|CPU.GPIO1_IO01
+
|-
−
|T7
+
|
−
|NVCC_3V3
+
|ALT1
 +
|PWM1_OUT
 +
|-
 +
|
 +
|ALT5
 +
|ANAMIX_REF_CLK_25M
 +
|-
 +
|
 +
|ALT6
 +
|CCM_EXT_CLK2
 +
|-
 +
| rowspan="3" |J1.41
 +
| rowspan="3" |SPDIF_EXT_CLK
 +
| rowspan="3" |CPU.SPDIF_EXT_CLK
 +
| rowspan="3" |E6
 +
| rowspan="3" |NVCC_3V3
 
|I/O
 
|I/O
 
|
 
|
 +
|ALT0
 +
|SPDIF1_EXT_CLK
 +
|-
 
|
 
|
 +
|
 +
|ALT1
 +
|PWM1_OUT
 
|-
 
|-
−
|J1.41
 
−
|SPDIF_EXT_CLK
 
−
|CPU.SPDIF_EXT_CLK
 
−
|E6
 
−
|NVCC_3V3
 
−
|I/O
 
 
|
 
|
 
|
 
|
 +
|ALT5
 +
|GPIO5_IO05
 
|-
 
|-
−
|J1.43
+
| rowspan="3" |J1.43
 +
| rowspan="3" |GPIO1_IO13
 +
| rowspan="3" |CPU.GPIO1_IO13
 +
| rowspan="3" |K6
 +
| rowspan="3" |NVCC_3V3
 +
| rowspan="3" |I/O
 +
|
 +
|ALT0
 
|GPIO1_IO13
 
|GPIO1_IO13
−
|CPU.GPIO1_IO13
+
|-
−
|K6
 
−
|NVCC_3V3
 
−
|I/O
 
 
|
 
|
 +
|ALT1
 +
|USB1_OTG_OC
 +
|-
 
|
 
|
 +
|ALT5
 +
|PWM2_OUT
 
|-
 
|-
 
|J1.45
 
|J1.45
 
|VDD_PHY_1V8
 
|VDD_PHY_1V8
 +
|
 
|
 
|
 
|
 
|
Line 289: Line 354:
 
|
 
|
 
|-
 
|-
−
|J1.47
+
| rowspan="3" |J1.47
 +
| rowspan="3" |ECSPI2_SCLK
 +
| rowspan="3" |CPU.ECSPI2_SCLK
 +
| rowspan="3" |C5
 +
| rowspan="3" |NVCC_3V3
 +
| rowspan="3" |I/O
 +
|
 +
|ALT0
 
|ECSPI2_SCLK
 
|ECSPI2_SCLK
−
|CPU.ECSPI2_SCLK
+
|-
−
|C5
 
−
|NVCC_3V3
 
−
|I/O
 
 
|
 
|
 +
|ALT1
 +
|UART4_RX
 +
|-
 
|
 
|
 +
|ALT5
 +
|GPIO5_IO10
 
|-
 
|-
−
|J1.49
+
| rowspan="3" |J1.49
 +
| rowspan="3" |ECSPI2_MOSI
 +
| rowspan="3" |CPU.ECSPI2_MOSI
 +
| rowspan="3" |E5
 +
| rowspan="3" |NVCC_3V3
 +
| rowspan="3" |I/O
 +
|
 +
|ALT0
 
|ECSPI2_MOSI
 
|ECSPI2_MOSI
−
|CPU.ECSPI2_MOSI
+
|-
−
|E5
 
−
|NVCC_3V3
 
−
|I/O
 
 
|
 
|
 +
|ALT1
 +
|UART4_TX
 +
|-
 
|
 
|
 +
|ALT5
 +
|GPIO5_IO11
 
|-
 
|-
−
|J1.51
+
| rowspan="3" |J1.51
 +
| rowspan="3" |GPIO1_IO08
 +
| rowspan="3" |CPU.GPIO1_IO08
 +
| rowspan="3" |N7
 +
| rowspan="3" |NVCC_3V3
 +
| rowspan="3" |I/O
 +
|
 +
|ALT0
 
|GPIO1_IO08
 
|GPIO1_IO08
−
|CPU.GPIO1_IO08
+
|-
−
|N7
 
−
|NVCC_3V3
 
−
|I/O
 
 
|
 
|
 +
|ALT1
 +
|ENET1_1588_EVENT0_IN
 +
|-
 
|
 
|
 +
|ALT5
 +
|USDHC2_RESET_B
 
|-
 
|-
−
|J1.53
+
| rowspan="3" |J1.53
 +
| rowspan="3" |GPIO1_IO09
 +
| rowspan="3" |CPU.GPIO1_IO09
 +
| rowspan="3" |M7
 +
| rowspan="3" |NVCC_3V3
 +
| rowspan="3" |I/O
 +
|
 +
|ALT0
 
|GPIO1_IO09
 
|GPIO1_IO09
−
|CPU.GPIO1_IO09
+
|-
−
|M7
 
−
|NVCC_3V3
 
−
|I/O
 
 
|
 
|
 +
|ALT1
 +
|ENET1_1588_EVENT0_OUT
 +
|-
 
|
 
|
 +
|ALT5
 +
|SDMA2_EXT_EVENT0
 
|-
 
|-
−
|J1.55
+
| rowspan="3" |J1.55
 +
| rowspan="3" |ECSPI2_MISO
 +
| rowspan="3" |CPU.ECSPI2_MISO
 +
| rowspan="3" |B5
 +
| rowspan="3" |NVCC_3V3
 +
| rowspan="3" |I/O
 +
|
 +
|ALT0
 
|ECSPI2_MISO
 
|ECSPI2_MISO
−
|CPU.ECSPI2_MISO
+
|-
−
|B5
 
−
|NVCC_3V3
 
−
|I/O
 
 
|
 
|
 +
|ALT1
 +
|UART4_CTS_B
 +
|-
 
|
 
|
 +
|ALT5
 +
|GPIO5_IO12
 
|-
 
|-
 
|J1.57
 
|J1.57
Line 340: Line 450:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
 +
|
 
|
 
|
 
|
 
|
 
|-
 
|-
−
|J1.59
+
| rowspan="3" |J1.59
 +
| rowspan="3" |ECSPI2_SS0
 +
| rowspan="3" |CPU.ECSPI2_SS0
 +
| rowspan="3" |A5
 +
| rowspan="3" |NVCC_3V3
 +
| rowspan="3" |I/O
 +
|
 +
|ALT0
 
|ECSPI2_SS0
 
|ECSPI2_SS0
−
|CPU.ECSPI2_SS0
+
|-
−
|A5
 
−
|NVCC_3V3
 
−
|I/O
 
 
|
 
|
 +
|ALT1
 +
|UART4_RTS_B
 +
|-
 
|
 
|
 +
|ALT5
 +
|GPIO5_IO13
 
|-
 
|-
−
|J1.61
+
| rowspan="3" |J1.61
 +
| rowspan="3" |GPIO1_IO05
 +
| rowspan="3" |CPU.GPIO1_IO05
 +
| rowspan="3" |P7
 +
| rowspan="3" |NVCC_3V3
 +
| rowspan="3" |I/O
 +
|
 +
|ALT0
 
|GPIO1_IO05
 
|GPIO1_IO05
−
|CPU.GPIO1_IO05
+
|-
−
|P7
 
−
|NVCC_3V3
 
−
|I/O
 
 
|
 
|
 +
|ALT1
 +
|M4_NMI
 +
|-
 
|
 
|
 +
|ALT5
 +
|CCM_PMIC_READY
 
|-
 
|-
−
|J1.63
+
| rowspan="3" |J1.63
 +
| rowspan="3" |I2C2_SCL
 +
| rowspan="3" |CPU.I2C2_SCL
 +
| rowspan="3" |G7
 +
| rowspan="3" |NVCC_3V3
 +
| rowspan="3" |I/O
 +
|
 +
|ALT0
 
|I2C2_SCL
 
|I2C2_SCL
−
|CPU.I2C2_SCL
+
|-
−
|G7
 
−
|NVCC_3V3
 
−
|I/O
 
 
|
 
|
 +
|ALT1
 +
|ENET1_1588_EVENT1_IN
 +
|-
 
|
 
|
 +
|ALT5
 +
|GPIO5_IO16
 
|-
 
|-
−
|J1.65
+
| rowspan="3" |J1.65
 +
| rowspan="3" |I2C2_SDA
 +
| rowspan="3" |CPU.I2C2_SDA
 +
| rowspan="3" |F7
 +
| rowspan="3" |NVCC_3V3
 +
| rowspan="3" |I/O
 +
|
 +
|ALT0
 
|I2C2_SDA
 
|I2C2_SDA
−
|CPU.I2C2_SDA
+
|-
−
|F7
 
−
|NVCC_3V3
 
−
|I/O
 
 
|
 
|
 +
|ALT1
 +
|ENET1_1588_EVENT1_OUT
 +
|-
 
|
 
|
 +
|ALT5
 +
|GPIO5_IO17
 
|-
 
|-
−
|J1.67
+
| rowspan="4" |J1.67
 +
| rowspan="4" |GPIO1_IO06
 +
| rowspan="4" |CPU.GPIO1_IO06
 +
| rowspan="4" |N5
 +
| rowspan="4" |NVCC_3V3
 +
| rowspan="4" |I/O
 +
|
 +
|ALT0
 
|GPIO1_IO06
 
|GPIO1_IO06
−
|CPU.GPIO1_IO06
+
|-
−
|N5
+
|
−
|NVCC_3V3
+
|ALT1
−
|I/O
+
|ENET1_MDC
 +
|-
 
|
 
|
 +
|ALT5
 +
|USDHC1_CD_B
 +
|-
 
|
 
|
 +
|ALT6
 +
|CCM_EXT_CLK3
 
|-
 
|-
 
|J1.69
 
|J1.69
Line 394: Line 554:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 403: Line 564:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 412: Line 574:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
 +
|
 
|
 
|
 
|
 
|
Line 421: Line 584:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 430: Line 594:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 439: Line 604:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 448: Line 614:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 457: Line 624:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 466: Line 634:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 475: Line 644:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
 +
|
 
|
 
|
 
|
 
|
Line 484: Line 654:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 493: Line 664:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 502: Line 674:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 511: Line 684:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 520: Line 694:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 529: Line 704:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 538: Line 714:
 
|VDD_PHY_1V8
 
|VDD_PHY_1V8
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 547: Line 724:
 
|VDD_PHY_1V8
 
|VDD_PHY_1V8
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 557: Line 735:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
 +
|
 
|
 
|
 
|-
 
|-
Line 566: Line 745:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
 +
|
 
|
 
|
 
|-
 
|-
Line 574: Line 754:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
 +
|
 
|
 
|
 
|
 
|
Line 584: Line 765:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
 +
|
 
|
 
|
 
|-
 
|-
Line 593: Line 775:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
 +
|
 
|
 
|
 
|-
 
|-
Line 602: Line 785:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
 +
|
 
|
 
|
 
|-
 
|-
Line 611: Line 795:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
 +
|
 
|
 
|
 
|-
 
|-
Line 620: Line 805:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
 +
|
 
|
 
|
 
|-
 
|-
Line 629: Line 815:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
 +
|
 
|
 
|
 
|-
 
|-
Line 638: Line 825:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
 +
|
 
|
 
|
 
|-
 
|-
Line 647: Line 835:
 
|D
 
|D
 
|connected with capacitor in series
 
|connected with capacitor in series
 +
|
 
|
 
|
 
|-
 
|-
Line 655: Line 844:
 
|VDD_PHY_1V8
 
|VDD_PHY_1V8
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 664: Line 854:
 
|VDD_PHY_1V8
 
|VDD_PHY_1V8
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 673: Line 864:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
 +
|
 
|
 
|
 
|
 
|
Line 682: Line 874:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 691: Line 884:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 700: Line 894:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 709: Line 904:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 718: Line 914:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 727: Line 924:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 736: Line 934:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 745: Line 944:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 754: Line 954:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 763: Line 964:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 772: Line 974:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
 +
|
 
|
 
|
 
|
 
|
Line 781: Line 984:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 790: Line 994:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 799: Line 1,004:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 808: Line 1,014:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 817: Line 1,024:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 826: Line 1,034:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 835: Line 1,044:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 844: Line 1,054:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 853: Line 1,064:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 862: Line 1,074:
 
| -
 
| -
 
|D
 
|D
 +
|
 
|
 
|
 
|
 
|
Line 871: Line 1,084:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
 +
|
 
|
 
|
 
|
 
|
Line 880: Line 1,094:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 889: Line 1,104:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 898: Line 1,114:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 907: Line 1,124:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 916: Line 1,134:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 925: Line 1,144:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 934: Line 1,154:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 943: Line 1,164:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 952: Line 1,174:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 961: Line 1,184:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 970: Line 1,194:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 979: Line 1,204:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 988: Line 1,214:
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
 +
|
 
|
 
|
 
|
 
|
Line 997: Line 1,224:
 
|<nowiki>-</nowiki>
 
|<nowiki>-</nowiki>
 
|G
 
|G
 +
|
 
|
 
|
 
|
 
|

Revision as of 14:06, 24 September 2020

HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
History
Version Issue Date Notes
1.0.0 Sep 2020 First release


Pinout Table[edit | edit source]

Introduction[edit | edit source]

This chapter contains the pinout description of the MITO 8M module, grouped in two tables (odd and even pins) that report the pin mapping of the 204-pin SO-DIMM MITO 8M connector.

Each row in the pinout tables contains the following information:

Pin Reference to the connector pin
Pin Name Pin (signal) name on the AxelLite connectors
Internal
connections 		Connections to the Axel Ultra components
  • CPU.<x> : pin connected to CPU pad named <x>
  • PMIC.<x> : pin connected to the Power Manager IC
  • LAN.<x> : pin connected to the LAN PHY
  • BRIDGE.<x>  : pin connected to the MIPI-to-LVDS bridge
  • SV.<x>: pin connected to voltage supervisor
Ball/pin # Component ball/pin number connected to signal
Voltage I/O voltage levels
Type Pin type:
  • I = Input
  • O = Output
  • D = Differential
  • Z = High impedance
  • S = Power supply voltage
  • G = Ground
  • A = Analog signal
Notes Remarks on special pin characteristics
Pin MUX alternative functions Muxes:
  • Pin ALT-0
  • Pin ALT-1
  • Pin ALT-2
  • Pin ALT-3
  • Pin ALT-4
  • Pin ALT-5
  • Pin ALT-6
  • Pin ALT-7
  • Pin ALT-8

Pinout Table ODD pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage|domain Type Notes Alternative Functions
J1.1 DGND DGND - - G
J1.3 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.5 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.7 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.9 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.11 DGND DGND - - G
J1.13 ETH0_LED1 LAN.LED1/PME_N1 17 NVCC_1V8 I/O must be level translated if used @ 3V3
J1.15 ETH0_LED2 LAN.LED2 15 NVCC_1V8 I/O must be level translated if used @ 3V3
J1.17 DGND DGND - - G
J1.19 ETH0_TXRX0_P LAN.TXRXP_A 2 - D
J1.21 ETH0_TXRX0_M LAN.TXRXM_A 3 - D
J1.23 ETH0_TXRX1_P LAN.TXRXP_B 5 - D
J1.25 ETH0_TXRX1_M LAN.TXRXM_B 6 - D
J1.27 ETH0_TXRX2_P LAN.TXRXP_C 7 - D
J1.29 ETH0_TXRX2_M LAN.TXRXM_C 8 - D
J1.31 ETH0_TXRX3_P LAN.TXRXP_D 10 - D
J1.33 ETH0_TXRX3_M LAN.TXRXM_D 11 - D
J1.35 DGND DGND - - G
J1.37 GPIO1_IO00 CPU.GPIO1_IO00 T6 NVCC_3V3 I/O ALT0 GPIO1_IO00
ALT1 CCM_ENET_PHY_REF_CLK_ROOT
ALT5 ANAMIX_REF_CLK_32K
ALT6 CCM_EXT_CLK1
J1.39 GPIO1_IO01 CPU.GPIO1_IO01 T7 NVCC_3V3 I/O ALT0 GPIO1_IO01
ALT1 PWM1_OUT
ALT5 ANAMIX_REF_CLK_25M
ALT6 CCM_EXT_CLK2
J1.41 SPDIF_EXT_CLK CPU.SPDIF_EXT_CLK E6 NVCC_3V3 I/O ALT0 SPDIF1_EXT_CLK
ALT1 PWM1_OUT
ALT5 GPIO5_IO05
J1.43 GPIO1_IO13 CPU.GPIO1_IO13 K6 NVCC_3V3 I/O ALT0 GPIO1_IO13
ALT1 USB1_OTG_OC
ALT5 PWM2_OUT
J1.45 VDD_PHY_1V8
J1.47 ECSPI2_SCLK CPU.ECSPI2_SCLK C5 NVCC_3V3 I/O ALT0 ECSPI2_SCLK
ALT1 UART4_RX
ALT5 GPIO5_IO10
J1.49 ECSPI2_MOSI CPU.ECSPI2_MOSI E5 NVCC_3V3 I/O ALT0 ECSPI2_MOSI
ALT1 UART4_TX
ALT5 GPIO5_IO11
J1.51 GPIO1_IO08 CPU.GPIO1_IO08 N7 NVCC_3V3 I/O ALT0 GPIO1_IO08
ALT1 ENET1_1588_EVENT0_IN
ALT5 USDHC2_RESET_B
J1.53 GPIO1_IO09 CPU.GPIO1_IO09 M7 NVCC_3V3 I/O ALT0 GPIO1_IO09
ALT1 ENET1_1588_EVENT0_OUT
ALT5 SDMA2_EXT_EVENT0
J1.55 ECSPI2_MISO CPU.ECSPI2_MISO B5 NVCC_3V3 I/O ALT0 ECSPI2_MISO
ALT1 UART4_CTS_B
ALT5 GPIO5_IO12
J1.57 DGND DGND - - G
J1.59 ECSPI2_SS0 CPU.ECSPI2_SS0 A5 NVCC_3V3 I/O ALT0 ECSPI2_SS0
ALT1 UART4_RTS_B
ALT5 GPIO5_IO13
J1.61 GPIO1_IO05 CPU.GPIO1_IO05 P7 NVCC_3V3 I/O ALT0 GPIO1_IO05
ALT1 M4_NMI
ALT5 CCM_PMIC_READY
J1.63 I2C2_SCL CPU.I2C2_SCL G7 NVCC_3V3 I/O ALT0 I2C2_SCL
ALT1 ENET1_1588_EVENT1_IN
ALT5 GPIO5_IO16
J1.65 I2C2_SDA CPU.I2C2_SDA F7 NVCC_3V3 I/O ALT0 I2C2_SDA
ALT1 ENET1_1588_EVENT1_OUT
ALT5 GPIO5_IO17
J1.67 GPIO1_IO06 CPU.GPIO1_IO06 N5 NVCC_3V3 I/O ALT0 GPIO1_IO06
ALT1 ENET1_MDC
ALT5 USDHC1_CD_B
ALT6 CCM_EXT_CLK3
J1.69 SAI2_RXC CPU.SAI2_RXC H3 NVCC_3V3 I/O
J1.71 SAI2_RXFS CPU.SAI2_RXFS J4 NVCC_3V3 I/O
J1.73 DGND DGND - - G
J1.75 SD2_DATA0 CPU.SD2_DATA0 N22 NVCC_3V3 I/O
J1.77 SD2_DATA1 CPU.SD2_DATA1 N21 NVCC_3V3 I/O
J1.79 SD2_DATA2 CPU.SD2_DATA2 P22 NVCC_3V3 I/O
J1.81 SD2_DATA3 CPU.SD2_DATA03 P21 NVCC_3V3 I/O
J1.83 SD2_CMD CPU.SD2_CMD M22 NVCC_3V3 I/O
J1.85 SD2_CLK CPU.SD2_CLK L22 NVCC_3V3 I/O
J1.87 DGND DGND - - G
J1.89 UART3_TXD CPU.UART3_TXD B7 NVCC_3V3 I/O
J1.91 UART3_RXD CPU.UART3_RXD A6 NVCC_3V3 I/O
J1.93 UART4_TXD CPU.UART4_TXD D7 NVCC_3V3 I/O
J1.95 UART4_RXD CPU.UART4_RXD C6 NVCC_3V3 I/O
J1.97 SD2_WP CPU.SD2_WP M21 NVCC_3V3 I/O
J1.99 SD2_RST_B CPU.SD2_RESET_B R22 NVCC_3V3 I/O
J1.101 HDMI_DDC_SCL CPU.HDMI_DDC_SCL R3 VDD_PHY_1V8 I/O
J1.103 HDMI_DDC_SDA CPU.HDMI_DDC_SDA P3 VDD_PHY_1V8 I/O
J1.105 HDMI_AUX_N CPU.HDMI_AUX_N V2 - D connected with capacitor in series
J1.107 HDMI_AUX_P CPU.HDMI_AUX_P V1 - D connected with capacitor in series
J1.109 DGND DGND - - G
J1.111 HDMI_TX_M_LN_3 CPU.HDMI_TX_M_LN_3 M2 - D connected with capacitor in series
J1.113 HDMI_TX_P_LN_3 CPU.HDMI_TX_P_LN_3 M1 - D connected with capacitor in series
J1.115 HDMI_TX_M_LN_0 CPU.HDMI_TX_M_LN_0 T2 - D connected with capacitor in series
J1.117 HDMI_TX_P_LN_0 CPU.HDMI_TX_P_LN_0 T1 - D connected with capacitor in series
J1.119 HDMI_TX_M_LN_1 CPU.HDMI_TX_M_LN_1 U1 - D connected with capacitor in series
J1.121 HDMI_TX_P_LN_1 CPU.HDMI_TX_P_LN_1 U2 - D connected with capacitor in series
J1.123 HDMI_TX_M_LN_2 CPU.HDMI_TX_M_LN_2 N1 - D connected with capacitor in series
J1.125 HDMI_TX_P_LN_2 CPU.HDMI_TX_P_LN_2 N2 - D connected with capacitor in series
J1.127 HDMI_CEC CPU.HDMI_CEC W3 VDD_PHY_1V8 I/O
J1.129 HDMI_HPD CPU.HDMI_HPD W2 VDD_PHY_1V8 I/O
J1.131 DGND DGND - - G
J1.133 LVDS0_CLK_N BRIDGE.A_CLKN F9 - D
J1.135 LVDS0_CLK_P BRIDGE.A_CLKP F8 - D
J1.137 LVDS0_TX0_N BRIDGE.A_Y0N C9 - D
J1.139 LVDS0_TX0_P BRIDGE.A_Y0P C8 - D
J1.141 LVDS0_TX1_N BRIDGE.A_Y1N D9 - D
J1.143 LVDS0_TX1_P BRIDGE.A_Y1P D8 - D
J1.145 LVDS0_TX2_N BRIDGE.A_Y2N E9 - D
J1.147 LVDS0_TX2_P BRIDGE.A_Y2P E8 - D
J1.149 LVDS0_TX3_N BRIDGE.A_Y3N G9 - D
J1.151 LVDS0_TX3_P BRIDGE.A_Y3P G8 - D
J1.153 DGND DGND - - G
J1.155 LVDS1_CLK_N BRIDGE.B_CLKN A6 - D
J1.157 LVDS1_CLK_P BRIDGE.B_CLKP B6 - D
J1.159 LVDS1_TX0_N BRIDGE.B_Y0N A3 - D
J1.161 LVDS1_TX0_P BRIDGE.B_Y0P B3 - D
J1.163 LVDS1_TX1_N BRIDGE.B_Y1N A4 - D
J1.165 LVDS1_TX1_P BRIDGE.B_Y1P B4 - D
J1.167 LVDS1_TX2_N BRIDGE.B_Y2N A5 - D
J1.169 LVDS1_TX2_P BRIDGE.B_Y2P B5 - D
J1.171 LVDS1_TX3_N BRIDGE.B_Y3N A7 - D
J1.173 LVDS1_TX3_P BRIDGE.B_Y3P B7 - D
J1.175 DGND DGND - - G
J1.177 SD2_CD_B CPU.SD2_CD_B L21 NVCC_3V3 I/O
J1.179 ECSPI1_SS0 CPU.ECSPI1_SS0 D4 NVCC_3V3 I/O
J1.181 ECSPI1_SCLK CPU.ECSPI1_SCLK D5 NVCC_3V3 I/O
J1.183 ECSPI1_MISO CPU.ECSPI1_MISO B4 NVCC_3V3 I/O
J1.185 GPIO1_IO03 CPU.GPIO1_IO03 P4 NVCC_3V3 I/O
J1.187 UART1_TXD ??? NVCC_3V3 I/O
J1.189 UART1_RXD ??? NVCC_3V3 I/O
J1.191 UART2_TXD ??? NVCC_3V3 I/O
J1.193 UART2_RXD ??? NVCC_3V3 I/O
J1.195 ECSPI1_MOSI CPU.ECSPI1_MOSI A4 NVCC_3V3 I/O
J1.197 GPIO1_IO14 CPU.GPIO1_IO14 K7 NVCC_3V3 I/O
J1.199 GPIO1_IO04 CPU.GPIO1_IO04 P5 NVCC_3V3 I/O
J1.201 GPIO1_IO12 CPU.GPIO1_IO12 L7 NVCC_3V3 I/O
J1.203 DGND DGND - - G

Pinout Table EVEN pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage|domain Type Notes Alternative Functions
J1.2 DGND DGND - - G
J1.4 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.6 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.8 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.10 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.12 DGND DGND - - G
J1.14 PMIC_LICELL PMIC.LICELL 30 - S
J1.16 CPU_ONOFF CPU.ONOFF W21 NVCC_SNVS I internal pull-up 100k to NVCC_SNVS
J1.18 BOARD_PGOOD - - NVCC_3V3 O
J1.20 BOOT_MODE_SEL BOOT MODE SELECTION - NVCC_3V3 I internal pull-up to NVCC_3V3
J1.22 CPU_PORn CPU.POR_B

PMIC.RESETMCU

W20

3

NVCC_SNVS I/O internal pull-up 100k to NVCC_SNVS
J1.24 EXT_RESET MASTER RESET - - I internal pull-up to NVCC_SNVS
J1.26 SAI3_RXC CPU.SAI3_RXC F4 NVCC_3V3 I/O
J1.28 GPIO1_IO02 CPU.GPIO1_IO02 R4 NVCC_3V3 I/O
J1.30 DGND DGND - - G
J1.32 SAI3_RXD CPU.SAI3_RXD F3 NVCC_3V3 I/O
J1.34 SAI2_MCLK CPU.SAI2_MCLK H5 NVCC_3V3 I/O
J1.36 SAI3_RXFS CPU.SAI3_RXFS G4 NVCC_3V3 I/O
J1.38 I2C3_SCL CPU.I2C3_SCL G8 NVCC_3V3 I/O
J1.40 SAI3_TXFS CPU.SAI3_TXFS G3 NVCC_3V3 I/O
J1.42 SPDIF_RX CPU.SPDIF_RX G6 NVCC_3V3 I/O
J1.44 SPDIF_TX CPU.SPDIF_TX F6 NVCC_3V3 I/O
J1.46 SAI3_MCLK CPU.SAI3_MCLK D3 NVCC_3V3 I/O
J1.48 I2C3_SDA CPU.I2C3_SDA E9 NVCC_3V3 I/O
J1.50 SAI3_TXC CPU.SAI3_TXC C4 NVCC_3V3 I/O
J1.52 SAI3_TXD CPU.SAI3_TXD C3 NVCC_3V3 I/O
J1.54 SD1_STROBE CPU.SD1_STROBE T24 NVCC_1V8 // NVCC_3V3 ??? I/O internally used for eMMC
J1.56 DGND DGND - - G
J1.58 SAI5_MCLK CPU.SAI5_MCLK K4 NVCC_3V3 I/O
J1.60 GPIO1_IO15 CPU.GPIO1_IO15 J6 NVCC_3V3 I/O
J1.62 SAI5_RXFS CPU.SAI5_RXFS N4 NVCC_3V3 I/O
J1.64 SAI5_RXC CPU.SAI5_RXC L5 NVCC_3V3 I/O
J1.66 SAI2_TXC CPU.SAI2_TXC J5 NVCC_3V3 I/O
J1.68 SAI2_TXD0 CPU.SAI2_TXD0 G5 NVCC_3V3 I/O
J1.70 SAI2_TXFS CPU.SAI2_TXFS H4 NVCC_3V3 I/O
J1.72 SAI2_RXD0 CPU.SAI2_RXD0 H6 NVCC_3V3 I/O
J1.74 SAI5_RXD0 CPU.SAI5_RXD0 M5 NVCC_3V3 I/O
J1.76 SAI5_RXD1 CPU.SAI5_RXD1 L4 NVCC_3V3 I/O
J1.78 SAI5_RXD2 CPU.SAI5_RXD2 M4 NVCC_3V3 I/O
J1.80 SAI5_RXD3 CPU.SAI5_RXD3 K5 NVCC_3V3 I/O
J1.82 DGND DGND - - G
J1.84 CLK2_N CPU.CLK2_N T22 VDDA_1V8 D
J1.86 CLK2_P CPU.CLK2_P U22 VDDA_1V8 D
J1.88 PCIE1_REF_CLKN CPU.PCIE1_REF_PAD_CLK_N K24 VDD_PHY_3V3 D
J1.90 PCIE1_REF_CLKP CPU.PCIE1_REF_PAD_CLK_P K25 VDD_PHY_3V3 D
J1.92 PCIE1_RXN CPU.PCIE1_RXN_N H24 VDD_PHY_3V3 D
J1.94 PCIE1_RXP CPU.PCIE1_RXN_P H25 VDD_PHY_3V3 D
J1.96 PCIE1_TXN CPU.PCIE1_TXN_N J24 VDD_PHY_3V3 D
J1.98 PCIE1_TXP CPU.PCIE1_TXN_P J25 VDD_PHY_3V3 D
J1.100 DGND DGND - - G
J1.102 CSI1_CLK_N CPU.MIPI_CSI1_CLK_N A22 - D
J1.104 CSI1_CLK_P CPU.MIPI_CSI1_CLK_P B22 - D
J1.106 CSI1_D0_N CPU.MIPI_CSI1_D0_N A23 - D
J1.108 CSI1_D0_P CPU.MIPI_CSI1_D0_P B23 - D
J1.110 CSI1_D1_N CPU.MIPI_CSI1_D1_N C22 - D
J1.112 CSI1_D1_P CPU.MIPI_CSI1_D1_P D22 - D
J1.114 CSI1_D2_N CPU.MIPI_CSI1_D2_N B24 - D
J1.116 CSI1_D2_P CPU.MIPI_CSI1_D2_P C23 - D
J1.118 CSI1_D3_N CPU.MIPI_CSI1_D3_N C21 - D
J1.120 CSI1_D3_P CPU.MIPI_CSI1_D3_P D21 - D
J1.122 DGND DGND - - G
J1.124 NAND_DQS CPU.NAND_DQS M20 NVCC_3V3 I/O internally used for NAND
J1.126 NAND_ALE CPU.NAND_ALE G19 NVCC_3V3 I/O internally used for NAND
J1.128 NAND_CE0_B // SD1_CLK CPU.NAND_CE0_B // CPU.SD1_CLK H19 // L25 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.130 NAND_CE1_B // SD1_CMD CPU.NAND_CE1_B // CPU.SD1_CMD G21 // L24 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.132 NAND_CE2_B // SD1_RST_B CPU.NAND_CE2_B // CPU.SD1_RST_B F21 // R24 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.134 NAND_CE3_B // SD1_STROBE CPU.NAND_CE3_B // CPU.SD1_STROBE H20 // T24 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.136 NAND_CLE DGND H21 NVCC_3V3 I/O
J1.138 NAND_DATA00 // SD1_DATA0 CPU.NAND_DATA00 // CPU.SD1_DATA0 G20 // M25 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.140 NAND_DATA01 // SD1_DATA1 CPU.NAND_DATA01 // CPU.SD1_DATA1 J20 // M24 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.142 NAND_DATA02 // SD1_DATA2 CPU.NAND_DATA02 // CPU.SD1_DATA2 H22 // N25 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.144 NAND_DATA03 // SD1_DATA3 CPU.NAND_DATA03 // CPU.SD1_DATA3 J21 // P25 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.146 DGND DGND - - G
J1.148 NAND_DATA04 // SD1_DATA4 CPU.NAND_DATA04 // CPU.SD1_DATA4 L20 // N24 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.150 NAND_DATA05 // SD1_DATA5 CPU.NAND_DATA05 // CPU.SD1_DATA5 J22 // P24 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.152 NAND_DATA06 // SD1_DATA6 CPU.NAND_DATA06 // CPU.SD1_DATA6 L19 // R25 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.154 NAND_DATA07 // SD1_DATA7 CPU.NAND_DATA07 // CPU.SD1_DATA7 M19 // T25 NVCC_1V8 // NVCC_3V3 ??? I/O ???
J1.156 NAND_RE_B CPU.NAND_RE_B K19 NVCC_3V3 I/O
J1.158 NAND_READY_B CPU.NAND_READY_B K20 NVCC_3V3 I/O
J1.160 NAND_WE_B CPU.NAND_WE_B K22 NVCC_3V3 I/O
J1.162 NAND_WP_B CPU.NAND_WP_B K21 NVCC_3V3 I/O
J1.164 DGND DGND - - G
J1.166 CLK1_N CPU.CLK1_N T23 D
J1.168 CLK1_P CPU.CLK1_P R23 D
J1.170 USB2_RXN CPU.USB2_RX_N B8 D
J1.172 USB2_RXP CPU.USB2_RX_P A8 D
J1.174 USB2_TXN CPU.USB2_TX_N B9 D
J1.176 USB2_TXP CPU.USB2_TX_P A9 D
J1.178 USB1_RXN CPU.USB1_RX_N B12 D
J1.180 USB1_RXP CPU.USB1_RX_P A12 D
J1.182 USB1_TXN CPU.USB1_TX_N B13 D
J1.184 USB1_TXP CPU.USB1_TX_P A13 D
J1.186 USB1_VBUS CPU.USB1_VBUS D14 - S
J1.188 USB2_VBUS CPU.USB2_VBUS D9 - S
J1.190 DGND DGND - - G
J1.192 USB1_ID CPU.USB1_ID C14 VDD_PHY_3V3 I
J1.194 USB2_ID CPU.USB2_ID C9 VDD_PHY_3V3 I
J1.196 USB1_DN CPU.USB1_DN B14 - D
J1.198 USB1_DP CPU.USB1_DP A14 - D
J1.200 USB2_DP CPU.USB2_DP A10 - D
J1.202 USB2_DN CPU.USB2_DN B10 - D
J1.204 DGND DGND - - G

Pinout Table J4 pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage|domain Type Notes Alternative Functions
J4.1 DGND DGND - - G
J4.2 SAI1_RXD7 CPU.SAI1_RXD7 G1 NVCC_3V3 I/O internally used for BOOT config
J4.3 SAI1_RXD6 CPU.SAI1_RXD6 G2 NVCC_3V3 I/O internally used for BOOT config
J4.4 SAI1_RXD5 CPU.SAI1_RXD5 F1 NVCC_3V3 I/O internally used for BOOT config
J4.5 SAI1_RXD4 CPU.SAI1_RXD4 J1 NVCC_3V3 I/O internally used for BOOT config
J4.6 SAI1_RXD3 CPU.SAI1_RXD3 J2 NVCC_3V3 I/O internally used for BOOT config
J4.7 SAI1_RXD2 CPU.SAI1_RXD2 H2 NVCC_3V3 I/O internally used for BOOT config
J4.8 SAI1_RXD1 CPU.SAI1_RXD1 L2 NVCC_3V3 I/O internally used for BOOT config
J4.9 SAI1_RXD0 CPU.SAI1_RXD0 K2 NVCC_3V3 I/O internally used for BOOT config
J4.10 SAI1_RXC CPU.SAI1_RXC K1 NVCC_3V3 I/O
J4.11 SAI1_RXFS CPU.SAI1_RXFS L1 NVCC_3V3 I/O
J4.12 DGND DGND - - G
J4.13 SAI1_MCLK CPU.SAI1_MCLK NVCC_3V3 I/O
J4.14 DGND DGND - - G
J4.15 SAI1_TXFS CPU.SAI1_TXFS H4 NVCC_3V3 I/O
J4.16 SAI1_TXC CPU.SAI1_TXC J5 NVCC_3V3 I/O
J4.17 SAI1_TXD0 CPU.SAI1_TXD0 F2 NVCC_3V3 I/O internally used for BOOT config
J4.18 SAI1_TXD1 CPU.SAI1_TXD1 E2 NVCC_3V3 I/O internally used for BOOT config
J4.19 SAI1_TXD2 CPU.SAI1_TXD2 B2 NVCC_3V3 I/O internally used for BOOT config
J4.20 SAI1_TXD3 CPU.SAI1_TXD3 D1 NVCC_3V3 I/O internally used for BOOT config
J4.21 SAI1_TXD4 CPU.SAI1_TXD4 D2 NVCC_3V3 I/O internally used for BOOT config
J4.22 SAI1_TXD5 CPU.SAI1_TXD5 C2 NVCC_3V3 I/O internally used for BOOT config
J4.23 SAI1_TXD6 CPU.SAI1_TXD6 B3 NVCC_3V3 I/O internally used for BOOT config
J4.24 SAI1_TXD7 CPU.SAI1_TXD7 C1 NVCC_3V3 I/O internally used for BOOT config
J4.25 DGND DGND - - G

Pinout Table J5 pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage|domain Type Notes Alternative Functions
J5.1 DGND DGND - - G
J5.2 PCIE2_RXN CPU.PCIE2_RXN_N D24 - D
J5.3 PCIE2_RXP CPU.PCIE2_RXN_P D25 - D
J5.4 DGND DGND - - G
J5.5 PCIE2_TXN CPU.PCIE2_TXN_N E24 - D
J5.6 PCIE2_TXP CPU.PCIE2_TXN_P E25 - D
J5.7 DGND DGND - - G
J5.8 PCIE2_REF_CLKN CPU.PCIE2_REF_PAD_CLK_N F24 - D
J5.9 PCIE2_REF_CLKP CPU.PCIE2_REF_PAD_CLK_P F25 - D
J5.10 DGND DGND - - G
J5.11 CSI_P2_CKN CPU.MIPI_CSI2_CLK_N A19 - D
J5.12 CSI_P2_CKP CPU.MIPI_CSI2_CLK_P B19 - D
J5.13 DGND DGND - - G
J5.14 CSI_P2_DN0 CPU.MIPI_CSI2_D0_N C20 - D
J5.15 CSI_P2_DP0 CPU.MIPI_CSI2_D0_P D10 - D
J5.16 CSI_P2_DN1 CPU.MIPI_CSI2_D1_N A20 - D
J5.17 CSI_P2_DP1 CPU.MIPI_CSI2_D1_P B20 - D
J5.18 DGND DGND - - G
J5.19 CSI_P2_DN2 CPU.MIPI_CSI2_D2_N A21 - D
J5.20 CSI_P2_DP2 CPU.MIPI_CSI2_D2_P B21 - D
J5.21 CSI_P2_DN3 CPU.MIPI_CSI2_D3_N C19 - D
J5.22 CSI_P2_DP3 CPU.MIPI_CSI2_D3_P D19 - D
J5.23 DGND DGND - - G
J5.24 I2C4_SCL CPU.I2C4_SCL F8 NVCC_3V3 I/O
J5.25 I2C4_SDA CPU.I2C4_SDA F9 NVCC_3V3 I/O

Pinout Table JD5 pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage|domain Type Notes Alternative Functions
JD5.1 DGND DGND - - G
JD5.2 EEPROM_WP Internal EEPROM Write Protect - NVCC_3V3 I
JD5.3 NC Not Connected - - Z
JD5.4 JTAG_TCK CPU.JTAG_TCK T5 NVCC_3V3 I internal pull-up 10k to NVCC_3V3
JD5.5 JTAG_TMS CPU.JTAG_TMS V5 NVCC_3V3 I
JD5.6 JTAG_TDO CPU.JTAG_TDO U5 NVCC_3V3 O
JD5.7 JTAG_TDI CPU.JTAG_TDI W5 NVCC_3V3 I
JD5.8 JTAG_nTRST CPU.JTAG_TRST_B U6 NVCC_3V3 I
JD5.9 CPU_PORn CPU.POR_B

PMIC.RESETMCU

W20

3

NVCC_SNVS I/O internal pull-up 100k to NVCC_SNVS
JD5.10 NVCC_3V3 NVCC_3V3 - - S
HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
Retrieved from "https://wiki.dave.eu/index.php?title=MITO_8M_SOM/MITO_8M_Hardware/Pinout_Table&oldid=10233"