Difference between revisions of "MITO 8M SOM/MITO 8M Hardware/Pinout Table"

From DAVE Developer's Wiki
Jump to: navigation, search
(Pinout Table ODD pins declaration)
(Pinout Table ODD pins declaration)
Line 256: Line 256:
 
|-
 
|-
 
|J1.39
 
|J1.39
|
+
|GPIO1_IO01
 
|
 
|
 
|
 
|
Line 265: Line 265:
 
|-
 
|-
 
|J1.41
 
|J1.41
|
+
|SPDIF_EXT_CLK (PWM1_OUT)
 
|
 
|
 
|
 
|
Line 274: Line 274:
 
|-
 
|-
 
|J1.43
 
|J1.43
|
+
|GPIO1_IO13
 
|
 
|
 
|
 
|
Line 283: Line 283:
 
|-
 
|-
 
|J1.45
 
|J1.45
|
+
|VDD_PHY_1V8
 
|
 
|
 
|
 
|
Line 292: Line 292:
 
|-
 
|-
 
|J1.47
 
|J1.47
|
+
|ECSPI2_SCLK (UART4_RX)
 
|
 
|
 
|
 
|
Line 301: Line 301:
 
|-
 
|-
 
|J1.49
 
|J1.49
|
+
|ECSPI2_MOSI (UART4_TX)
 
|
 
|
 
|
 
|
Line 310: Line 310:
 
|-
 
|-
 
|J1.51
 
|J1.51
|
+
|GPIO1_IO08
 
|
 
|
 
|
 
|
Line 319: Line 319:
 
|-
 
|-
 
|J1.53
 
|J1.53
|
+
|GPIO1_IO09
 
|
 
|
 
|
 
|
Line 328: Line 328:
 
|-
 
|-
 
|J1.55
 
|J1.55
|
+
|ECSPI2_MISO (UART4_CTS_B)
 
|
 
|
 
|
 
|
Line 337: Line 337:
 
|-
 
|-
 
|J1.57
 
|J1.57
|
+
|DGND
|
+
|DGND
|
+
| -
|
+
|<nowiki>-</nowiki>
|
+
|G
 
|
 
|
 
|
 
|
 
|-
 
|-
 
|J1.59
 
|J1.59
|
+
|ECSPI2_SS0 (UART4_RTS_B)
 
|
 
|
 
|
 
|
Line 355: Line 355:
 
|-
 
|-
 
|J1.61
 
|J1.61
|
+
|GPIO1_IO05
 
|
 
|
 
|
 
|
Line 364: Line 364:
 
|-
 
|-
 
|J1.63
 
|J1.63
|
+
|I2C2_SCL
 
|
 
|
 
|
 
|
Line 373: Line 373:
 
|-
 
|-
 
|J1.65
 
|J1.65
|
+
|I2C2_SDA
 
|
 
|
 
|
 
|
Line 382: Line 382:
 
|-
 
|-
 
|J1.67
 
|J1.67
|
+
|GPIO1_IO06
 
|
 
|
 
|
 
|
Line 391: Line 391:
 
|-
 
|-
 
|J1.69
 
|J1.69
|
+
|SAI2_RXC
 
|
 
|
 
|
 
|
Line 400: Line 400:
 
|-
 
|-
 
|J1.71
 
|J1.71
|
+
|SAI2_RXFS
 
|
 
|
 
|
 
|
Line 409: Line 409:
 
|-
 
|-
 
|J1.73
 
|J1.73
|
+
|DGND
|
+
|DGND
|
+
| -
|
+
|<nowiki>-</nowiki>
|
+
|G
 
|
 
|
 
|
 
|
 
|-
 
|-
 
|J1.75
 
|J1.75
|
+
|SD2_DATA0
 
|
 
|
 
|
 
|
Line 427: Line 427:
 
|-
 
|-
 
|J1.77
 
|J1.77
|
+
|SD2_DATA1
 
|
 
|
 
|
 
|
Line 436: Line 436:
 
|-
 
|-
 
|J1.79
 
|J1.79
|
+
|SD2_DATA2
 
|
 
|
 
|
 
|
Line 445: Line 445:
 
|-
 
|-
 
|J1.81
 
|J1.81
|
+
|SD2_DATA3
 
|
 
|
 
|
 
|
Line 454: Line 454:
 
|-
 
|-
 
|J1.83
 
|J1.83
|
+
|SD2_CMD
 
|
 
|
 
|
 
|
Line 463: Line 463:
 
|-
 
|-
 
|J1.85
 
|J1.85
|
+
|SD2_CLK
 
|
 
|
 
|
 
|
Line 472: Line 472:
 
|-
 
|-
 
|J1.87
 
|J1.87
|
+
|DGND
|
+
|DGND
|
+
| -
|
+
|<nowiki>-</nowiki>
|
+
|G
 
|
 
|
 
|
 
|
 
|-
 
|-
 
|J1.89
 
|J1.89
|
+
|UART3_TXD
 
|
 
|
 
|
 
|
Line 490: Line 490:
 
|-
 
|-
 
|J1.91
 
|J1.91
|
+
|UART3_RXD
 
|
 
|
 
|
 
|
Line 499: Line 499:
 
|-
 
|-
 
|J1.93
 
|J1.93
|
+
|UART4_TXD
 
|
 
|
 
|
 
|
Line 508: Line 508:
 
|-
 
|-
 
|J1.95
 
|J1.95
|
+
|UART4_RXD
 
|
 
|
 
|
 
|
Line 517: Line 517:
 
|-
 
|-
 
|J1.97
 
|J1.97
|
+
|SD2_WP
 
|
 
|
 
|
 
|
Line 526: Line 526:
 
|-
 
|-
 
|J1.99
 
|J1.99
|
+
|SD2_RST_B
 
|
 
|
 
|
 
|
Line 535: Line 535:
 
|-
 
|-
 
|J1.101
 
|J1.101
|
+
|HDMI_DDC_SCL
 
|
 
|
 
|
 
|
Line 544: Line 544:
 
|-
 
|-
 
|J1.103
 
|J1.103
|
+
|HDMI_DDC_SDA
 
|
 
|
 
|
 
|
Line 553: Line 553:
 
|-
 
|-
 
|J1.105
 
|J1.105
|
+
|HDMI_AUX_N
 
|
 
|
 
|
 
|
Line 562: Line 562:
 
|-
 
|-
 
|J1.107
 
|J1.107
|
+
|HDMI_AUX_P
 
|
 
|
 
|
 
|
Line 571: Line 571:
 
|-
 
|-
 
|J1.109
 
|J1.109
|
+
|DGND
|
+
|DGND
|
+
| -
|
+
|<nowiki>-</nowiki>
|
+
|G
 
|
 
|
 
|
 
|
 
|-
 
|-
 
|J1.111
 
|J1.111
|
+
|HDMI_TX_N_LN_3
 
|
 
|
 
|
 
|
Line 589: Line 589:
 
|-
 
|-
 
|J1.113
 
|J1.113
|
+
|HDMI_TX_P_LN_3
 
|
 
|
 
|
 
|
Line 598: Line 598:
 
|-
 
|-
 
|J1.115
 
|J1.115
|
+
|HDMI_TX_N_LN_0
 
|
 
|
 
|
 
|
Line 607: Line 607:
 
|-
 
|-
 
|J1.117
 
|J1.117
|
+
|HDMI_TX_P_LN_0
 
|
 
|
 
|
 
|
Line 616: Line 616:
 
|-
 
|-
 
|J1.119
 
|J1.119
|
+
|HDMI_TX_N_LN_1
 
|
 
|
 
|
 
|
Line 625: Line 625:
 
|-
 
|-
 
|J1.121
 
|J1.121
|
+
|HDMI_TX_P_LN_1
 
|
 
|
 
|
 
|
Line 634: Line 634:
 
|-
 
|-
 
|J1.123
 
|J1.123
|
+
|HDMI_TX_N_LN_2
 
|
 
|
 
|
 
|
Line 643: Line 643:
 
|-
 
|-
 
|J1.125
 
|J1.125
|
+
|HDMI_TX_P_LN_2
 
|
 
|
 
|
 
|
Line 652: Line 652:
 
|-
 
|-
 
|J1.127
 
|J1.127
|
+
|HDMI_CEC
 
|
 
|
 
|
 
|
Line 661: Line 661:
 
|-
 
|-
 
|J1.129
 
|J1.129
|
+
|HDMI_HPD
 
|
 
|
 
|
 
|
Line 670: Line 670:
 
|-
 
|-
 
|J1.131
 
|J1.131
|
+
|DGND
|
+
|DGND
|
+
| -
|
+
|<nowiki>-</nowiki>
|
+
|G
 
|
 
|
 
|
 
|
 
|-
 
|-
 
|J1.133
 
|J1.133
|
+
|LVDS0_CLK_N
|
+
|BRIDGE.
 
|
 
|
 
|
 
|
Line 688: Line 688:
 
|-
 
|-
 
|J1.135
 
|J1.135
|
+
|LVDS0_CLK_P
 
|
 
|
 
|
 
|
Line 697: Line 697:
 
|-
 
|-
 
|J1.137
 
|J1.137
|
+
|LVDS0_TX0_N
 
|
 
|
 
|
 
|
Line 706: Line 706:
 
|-
 
|-
 
|J1.139
 
|J1.139
|
+
|LVDS0_TX0_P
 
|
 
|
 
|
 
|
Line 715: Line 715:
 
|-
 
|-
 
|J1.141
 
|J1.141
|
+
|LVDS0_TX1_N
 
|
 
|
 
|
 
|
Line 724: Line 724:
 
|-
 
|-
 
|J1.143
 
|J1.143
|
+
|LVDS0_TX1_P
 
|
 
|
 
|
 
|
Line 733: Line 733:
 
|-
 
|-
 
|J1.145
 
|J1.145
|
+
|LVDS0_TX2_N
 
|
 
|
 
|
 
|
Line 742: Line 742:
 
|-
 
|-
 
|J1.147
 
|J1.147
|
+
|LVDS0_TX2_P
 
|
 
|
 
|
 
|
Line 751: Line 751:
 
|-
 
|-
 
|J1.149
 
|J1.149
|
+
|LVDS0_TX3_N
 
|
 
|
 
|
 
|
Line 760: Line 760:
 
|-
 
|-
 
|J1.151
 
|J1.151
|
+
|LVDS0_TX3_P
 
|
 
|
 
|
 
|
Line 769: Line 769:
 
|-
 
|-
 
|J1.153
 
|J1.153
|
+
|DGND
|
+
|DGND
|
+
| -
|
+
|<nowiki>-</nowiki>
|
+
|G
 
|
 
|
 
|
 
|
 
|-
 
|-
 
|J1.155
 
|J1.155
|
+
|LVDS1_CLK_N
 
|
 
|
 
|
 
|
Line 787: Line 787:
 
|-
 
|-
 
|J1.157
 
|J1.157
|
+
|LVDS1_CLK_P
 
|
 
|
 
|
 
|
Line 796: Line 796:
 
|-
 
|-
 
|J1.159
 
|J1.159
|
+
|LVDS1_TX0_N
 
|
 
|
 
|
 
|
Line 805: Line 805:
 
|-
 
|-
 
|J1.161
 
|J1.161
|
+
|LVDS1_TX0_P
 
|
 
|
 
|
 
|
Line 814: Line 814:
 
|-
 
|-
 
|J1.163
 
|J1.163
|
+
|LVDS1_TX1_N
 
|
 
|
 
|
 
|
Line 823: Line 823:
 
|-
 
|-
 
|J1.165
 
|J1.165
|
+
|LVDS1_TX1_P
 
|
 
|
 
|
 
|
Line 832: Line 832:
 
|-
 
|-
 
|J1.167
 
|J1.167
|
+
|LVDS1_TX2_N
 
|
 
|
 
|
 
|
Line 841: Line 841:
 
|-
 
|-
 
|J1.169
 
|J1.169
|
+
|LVDS1_TX2_P
 
|
 
|
 
|
 
|
Line 850: Line 850:
 
|-
 
|-
 
|J1.171
 
|J1.171
|
+
|LVDS1_TX3_N
 
|
 
|
 
|
 
|
Line 859: Line 859:
 
|-
 
|-
 
|J1.173
 
|J1.173
|
+
|LVDS1_TX3_P
 
|
 
|
 
|
 
|
Line 868: Line 868:
 
|-
 
|-
 
|J1.175
 
|J1.175
|
+
|DGND
|
+
|DGND
|
+
| -
|
+
|<nowiki>-</nowiki>
|
+
|G
 
|
 
|
 
|
 
|
 
|-
 
|-
 
|J1.177
 
|J1.177
|
+
|SD2_CD_B
 
|
 
|
 
|
 
|
Line 886: Line 886:
 
|-
 
|-
 
|J1.179
 
|J1.179
|
+
|ECSPI1_SS0
 
|
 
|
 
|
 
|
Line 895: Line 895:
 
|-
 
|-
 
|J1.181
 
|J1.181
|
+
|ECSPI1_SCLK
 
|
 
|
 
|
 
|
Line 904: Line 904:
 
|-
 
|-
 
|J1.183
 
|J1.183
|
+
|ECSPI1_MISO
 
|
 
|
 
|
 
|
Line 913: Line 913:
 
|-
 
|-
 
|J1.185
 
|J1.185
|
+
|GPIO1_IO03
 
|
 
|
 
|
 
|
Line 922: Line 922:
 
|-
 
|-
 
|J1.187
 
|J1.187
|
+
|UART1_TXD
 
|
 
|
 
|
 
|
Line 931: Line 931:
 
|-
 
|-
 
|J1.189
 
|J1.189
|
+
|UART1_RXD
 
|
 
|
 
|
 
|
Line 940: Line 940:
 
|-
 
|-
 
|J1.191
 
|J1.191
|
+
|UART2_TXD
 
|
 
|
 
|
 
|
Line 949: Line 949:
 
|-
 
|-
 
|J1.193
 
|J1.193
|
+
|UART2_RXD
 
|
 
|
 
|
 
|
Line 958: Line 958:
 
|-
 
|-
 
|J1.195
 
|J1.195
|
+
|ECSPI1_MOSI
 
|
 
|
 
|
 
|
Line 967: Line 967:
 
|-
 
|-
 
|J1.197
 
|J1.197
|
+
|GPIO1_IO14
 
|
 
|
 
|
 
|
Line 976: Line 976:
 
|-
 
|-
 
|J1.199
 
|J1.199
|
+
|GPIO1_IO04
 
|
 
|
 
|
 
|
Line 985: Line 985:
 
|-
 
|-
 
|J1.201
 
|J1.201
|
+
|GPIO1_IO12 (USB1_OTG_PWR)
 
|
 
|
 
|
 
|
Line 994: Line 994:
 
|-
 
|-
 
|J1.203
 
|J1.203
|
+
|DGND
|
+
|DGND
|
+
| -
|
+
|<nowiki>-</nowiki>
|
+
|G
 
|
 
|
 
|
 
|

Revision as of 07:46, 24 September 2020

History
Version Issue Date Notes
1.0.0 Sep 2020 First release


Pinout Table[edit | edit source]

Introduction[edit | edit source]

This chapter contains the pinout description of the MITO 8M module, grouped in two tables (odd and even pins) that report the pin mapping of the 204-pin SO-DIMM MITO 8M connector.

Each row in the pinout tables contains the following information:

Pin Reference to the connector pin
Pin Name Pin (signal) name on the AxelLite connectors
Internal
connections
Connections to the Axel Ultra components
  • CPU.<x> : pin connected to CPU pad named <x>
  • CAN.<x> : pin connected to the CAN transceiver
  • PMIC.<x> : pin connected to the Power Manager IC
  • LAN.<x> : pin connected to the LAN PHY
  • NOR.<x>: pin connected to the flash NOR
  • SV.<x>: pin connected to voltage supervisor
  • MTR: pin connected to voltage monitors
Ball/pin # Component ball/pin number connected to signal
Voltage I/O voltage levels
Type Pin type:
  • I = Input
  • O = Output
  • D = Differential
  • Z = High impedance
  • S = Power supply voltage
  • G = Ground
  • A = Analog signal
Notes Remarks on special pin characteristics
Pin MUX alternative functions Muxes:
  • Pin ALT-0
  • Pin ALT-1
  • Pin ALT-2
  • Pin ALT-3
  • Pin ALT-4
  • Pin ALT-5
  • Pin ALT-6
  • Pin ALT-7
  • Pin ALT-8

Pinout Table ODD pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage|domain Type Notes Alternative Functions
J1.1 DGND DGND - - G
J1.3 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.5 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.7 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.9 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.11 DGND DGND - - G
J1.13 ETH0_LED1 LAN.LED1/PME_N1 17 NVCC_1V8 I/O must be level translated if used @ 3V3
J1.15 ETH0_LED2 LAN.LED2 15 NVCC_1V8 I/O must be level translated if used @ 3V3
J1.17 DGND DGND - - G
J1.19 ETH0_TXRX0_P LAN.TXRXP_A 2 - D
J1.21 ETH0_TXRX0_M LAN.TXRXM_A 3 - D
J1.23 ETH0_TXRX1_P LAN.TXRXP_B 5 - D
J1.25 ETH0_TXRX1_M LAN.TXRXM_B 6 - D
J1.27 ETH0_TXRX2_P LAN.TXRXP_C 7 - D
J1.29 ETH0_TXRX2_M LAN.TXRXM_C 8 - D
J1.31 ETH0_TXRX3_P LAN.TXRXP_D 10 - D
J1.33 ETH0_TXRX3_M LAN.TXRXM_D 11 - D
J1.35 DGND DGND - - G
J1.37 GPIO1_IO00
J1.39 GPIO1_IO01
J1.41 SPDIF_EXT_CLK (PWM1_OUT)
J1.43 GPIO1_IO13
J1.45 VDD_PHY_1V8
J1.47 ECSPI2_SCLK (UART4_RX)
J1.49 ECSPI2_MOSI (UART4_TX)
J1.51 GPIO1_IO08
J1.53 GPIO1_IO09
J1.55 ECSPI2_MISO (UART4_CTS_B)
J1.57 DGND DGND - - G
J1.59 ECSPI2_SS0 (UART4_RTS_B)
J1.61 GPIO1_IO05
J1.63 I2C2_SCL
J1.65 I2C2_SDA
J1.67 GPIO1_IO06
J1.69 SAI2_RXC
J1.71 SAI2_RXFS
J1.73 DGND DGND - - G
J1.75 SD2_DATA0
J1.77 SD2_DATA1
J1.79 SD2_DATA2
J1.81 SD2_DATA3
J1.83 SD2_CMD
J1.85 SD2_CLK
J1.87 DGND DGND - - G
J1.89 UART3_TXD
J1.91 UART3_RXD
J1.93 UART4_TXD
J1.95 UART4_RXD
J1.97 SD2_WP
J1.99 SD2_RST_B
J1.101 HDMI_DDC_SCL
J1.103 HDMI_DDC_SDA
J1.105 HDMI_AUX_N
J1.107 HDMI_AUX_P
J1.109 DGND DGND - - G
J1.111 HDMI_TX_N_LN_3
J1.113 HDMI_TX_P_LN_3
J1.115 HDMI_TX_N_LN_0
J1.117 HDMI_TX_P_LN_0
J1.119 HDMI_TX_N_LN_1
J1.121 HDMI_TX_P_LN_1
J1.123 HDMI_TX_N_LN_2
J1.125 HDMI_TX_P_LN_2
J1.127 HDMI_CEC
J1.129 HDMI_HPD
J1.131 DGND DGND - - G
J1.133 LVDS0_CLK_N BRIDGE.
J1.135 LVDS0_CLK_P
J1.137 LVDS0_TX0_N
J1.139 LVDS0_TX0_P
J1.141 LVDS0_TX1_N
J1.143 LVDS0_TX1_P
J1.145 LVDS0_TX2_N
J1.147 LVDS0_TX2_P
J1.149 LVDS0_TX3_N
J1.151 LVDS0_TX3_P
J1.153 DGND DGND - - G
J1.155 LVDS1_CLK_N
J1.157 LVDS1_CLK_P
J1.159 LVDS1_TX0_N
J1.161 LVDS1_TX0_P
J1.163 LVDS1_TX1_N
J1.165 LVDS1_TX1_P
J1.167 LVDS1_TX2_N
J1.169 LVDS1_TX2_P
J1.171 LVDS1_TX3_N
J1.173 LVDS1_TX3_P
J1.175 DGND DGND - - G
J1.177 SD2_CD_B
J1.179 ECSPI1_SS0
J1.181 ECSPI1_SCLK
J1.183 ECSPI1_MISO
J1.185 GPIO1_IO03
J1.187 UART1_TXD
J1.189 UART1_RXD
J1.191 UART2_TXD
J1.193 UART2_RXD
J1.195 ECSPI1_MOSI
J1.197 GPIO1_IO14
J1.199 GPIO1_IO04
J1.201 GPIO1_IO12 (USB1_OTG_PWR)
J1.203 DGND DGND - - G

Pinout Table EVEN pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage|domain Type Notes Alternative Functions
J1.2
J1.4
J1.6
J1.8
J1.10
J1.12
J1.14
J1.16
J1.18
J1.20
J1.22
J1.24
J1.26
J1.28
J1.30
J1.32
J1.34
J1.36
J1.38
J1.40
J1.42
J1.44
J1.46
J1.48
J1.50
J1.52
J1.54
J1.56
J1.58
J1.60
J1.62
J1.64
J1.66
J1.68
J1.70
J1.72
J1.74
J1.76
J1.78
J1.80
J1.82
J1.84
J1.86
J1.88
J1.90
J1.92
J1.94
J1.96
J1.98
J1.100
J1.102
J1.104
J1.106
J1.108
J1.110
J1.112
J1.114
J1.116
J1.118
J1.120
J1.122
J1.124
J1.126
J1.128
J1.130
J1.132
J1.134
J1.136
J1.138
J1.140
J1.142
J1.144
J1.146
J1.148
J1.150
J1.152
J1.154
J1.156
J1.158
J1.160
J1.162
J1.164
J1.166
J1.168
J1.170
J1.172
J1.174
J1.176
J1.178
J1.180
J1.182
J1.184
J1.186
J1.188
J1.190
J1.192
J1.194
J1.196
J1.198
J1.200
J1.202
J1.204