Difference between revisions of "MITO 8M SOM/MITO 8M Hardware/Peripherals/GPIOs"
(Tag: Visual edit) |
|||
| Line 14: | Line 14: | ||
|} | |} | ||
<section end=History/> | <section end=History/> | ||
| + | __FORCETOC__ | ||
<section begin=Body/> | <section begin=Body/> | ||
Revision as of 17:14, 27 October 2020
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Version | Issue Date | Notes | |
| 1.0.0 | Oct 2020 | First release | |
Peripheral GPIOs[edit | edit source]
The GPIO general-purpose input/output peripheral provides dedicated general-purpose pins that can be configured as either inputs or outputs.
Description[edit | edit source]
When configured as an output, it is possible to write to an internal register to control the state driven on the output pin. When configured as an input, it is possible to detect the state of the input by reading the state of an internal register. In addition, the GPIO peripheral can produce CORE interrupts.
Pin mapping[edit | edit source]
The Pin mapping is described in the Pinout table section
