Difference between revisions of "MITO 8M Mini SOM/MITO 8M Mini Hardware/Pinout Table"

From DAVE Developer's Wiki
Jump to: navigation, search
(→‎SODIMM J1 ODD pins declaration)
 
(22 intermediate revisions by 3 users not shown)
Line 3: Line 3:
 
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History
 
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History
 
|-  
 
|-  
−
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Version
 
 
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date
 
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date
 
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes
 
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes
 
|-
 
|-
−
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |1.0.0
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |{{oldid|14768|2021/10/11}}
−
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |Dec 2020
 
 
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release
 
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release
 
|-
 
|-
 +
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |2023/10/26
 +
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |Update pin information
 
|-
 
|-
 
|}
 
|}
Line 18: Line 18:
  
 
=== Connectors description ===
 
=== Connectors description ===
−
In the following table are described all available connectors integrated on MITO 8M Mini/Nano SOM:
+
In the following table are described all available connectors integrated on MITO 8M Mini SOM:
 
{| class="wikitable"
 
{| class="wikitable"
 
|-
 
|-
Line 32: Line 32:
 
|-
 
|-
 
|}
 
|}
−
The dedicated carrier board must mount the mating connector and connect the desired peripheral interfaces according to MITO 8M Mini/Nano pinout specifications. See the images below for reference:
+
The dedicated carrier board must mount the mating connector and connect the desired peripheral interfaces according to MITO 8M Mini pinout specifications. See the images below for reference:
  
−
[[File:MITO_8M_Mini_-_TOP.jpeg|500px|thumb|MITO 8M Mini/Nano TOP view|none]]
+
[[File:MITO8M_Mini-conn-top.png|500px|thumb|MITO 8M Mini/Nano TOP view|none]]
−
[[File:MITO_8M_Mini_-_BOTTOM.jpeg|500px|thumb|MITO 8M Mini/Nano BOTTOM view|none]]
+
[[File:MITO8M_Mini-conn-bottom.png|500px|thumb|MITO 8M Mini/Nano BOTTOM view|none]]
  
 
Below a detailed description of the pinout, grouped in the following tables:
 
Below a detailed description of the pinout, grouped in the following tables:
Line 48: Line 48:
 
|-
 
|-
 
|'''Pin Name'''  
 
|'''Pin Name'''  
−
| Pin (signal) name on the MITO 8M connectors
+
| Pin (signal) name on the MITO 8M Mini connectors
 
|-
 
|-
 
|'''Internal<br>connections'''  
 
|'''Internal<br>connections'''  
 
| Connections to the components
 
| Connections to the components
−
* CPU.<x> : pin connected to CPU pad named <x>
+
* CPU.<x> : pin connected to CPU pad (NXP iMX8MM)
−
* PMIC.<x> : pin connected to the Power Manager IC (NXP PF4210)
+
* PMIC.<x> : pin connected to the Power Manager IC (NXP PF8121)
 
* LAN.<x> : pin connected to the LAN PHY (MICROCHIP KSZ9031RNX)
 
* LAN.<x> : pin connected to the LAN PHY (MICROCHIP KSZ9031RNX)
 
* BRIDGE.<x>  : pin connected to the MIPI-to-LVDS bridge (TI SN65DSI84)
 
* BRIDGE.<x>  : pin connected to the MIPI-to-LVDS bridge (TI SN65DSI84)
Line 880: Line 880:
 
| rowspan="5" | NVCC_3V3
 
| rowspan="5" | NVCC_3V3
 
| rowspan="5" |I/O
 
| rowspan="5" |I/O
−
|Internally used for BOOT mode configuration:
+
| rowspan="5" |Internally used for BOOT mode configuration:
  
 
can be pulled-up or down depending on
 
can be pulled-up or down depending on
Line 888: Line 888:
 
|SAI1_TX_DATA3
 
|SAI1_TX_DATA3
 
|-
 
|-
−
|
 
 
|ALT1
 
|ALT1
 
|SAI5_TX_DATA3
 
|SAI5_TX_DATA3
 
|-
 
|-
−
|
 
 
|ALT4
 
|ALT4
 
|CORESIGHT_TRACE11
 
|CORESIGHT_TRACE11
 
|-
 
|-
−
|
 
 
|ALT5
 
|ALT5
 
|GPIO4_IO15
 
|GPIO4_IO15
 
|-
 
|-
−
|
 
 
|ALT6
 
|ALT6
 
|SRC_BOOT_CFG11
 
|SRC_BOOT_CFG11
Line 1,190: Line 1,186:
 
| -
 
| -
 
|D
 
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 +
|
 +
|-
 +
|J1.133
 +
|DSI_CLK_N
 +
|CPU.MIPI_DSI_CLK_N
 +
|A11
 +
| -
 +
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 
|
 
|
Line 1,200: Line 1,206:
 
| -
 
| -
 
|D
 
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 +
|
 +
|-
 +
|J1.135
 +
|DSI_CLK_P
 +
|CPU.MIPI_
 +
|B11
 +
| -
 +
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 
|
 
|
Line 1,210: Line 1,226:
 
| -
 
| -
 
|D
 
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 +
|
 +
|-
 +
|J1.137
 +
|DSI_D0_N
 +
|CPU.MIPI_DSI_D0_N
 +
|A9
 +
| -
 +
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 
|
 
|
Line 1,220: Line 1,246:
 
| -
 
| -
 
|D
 
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 +
|
 +
|-
 +
|J1.139
 +
|DSI_D0_P
 +
|CPU.MIPI_DSI_D0_P
 +
|B9
 +
| -
 +
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 
|
 
|
Line 1,230: Line 1,266:
 
| -
 
| -
 
|D
 
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 +
|
 
|
 
|
 +
|-
 +
|J1.141
 +
|DSI_D1_N
 +
|CPU.MIPI_DSI_D1_N
 +
|A10
 +
| -
 +
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 
|
 
|
Line 1,240: Line 1,286:
 
| -
 
| -
 
|D
 
|D
−
|
+
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 
|
 
|
 
|-
 
|-
−
|J1.145
+
|J1.143
 +
|DSI_D1_P
 +
|CPU.MIPI_DSI_D1_P
 +
|B10
 +
| -
 +
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 +
|
 +
|
 +
|-
 +
|J1.145
 
|LVDS0_TX2_N
 
|LVDS0_TX2_N
 
|BRIDGE.A_Y2N
 
|BRIDGE.A_Y2N
Line 1,250: Line 1,306:
 
| -
 
| -
 
|D
 
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 +
|
 +
|-
 +
|J1.145
 +
|DSI_D2_N
 +
|CPU.MIPI_DSI_D2_N
 +
|A12
 +
| -
 +
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 
|
 
|
Line 1,260: Line 1,326:
 
| -
 
| -
 
|D
 
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 +
|
 +
|-
 +
|J1.147
 +
|DSI_D2_P
 +
|CPU.MIPI_DSI_D2_P
 +
|B12
 +
| -
 +
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 
|
 
|
Line 1,270: Line 1,346:
 
| -
 
| -
 
|D
 
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 +
|
 +
|-
 +
|J1.149
 +
|DSI_D3_N
 +
|CPU.MIPI_DSI_D3_N
 +
|A13
 +
| -
 +
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 
|
 
|
Line 1,280: Line 1,366:
 
| -
 
| -
 
|D
 
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 +
|
 +
|-
 +
|J1.151
 +
|DSI_D3_P
 +
|CPU.MIPI_DSI_D3_P
 +
|B13
 +
| -
 +
|D
 +
|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 
|
 
|
 
|
 
|
Line 1,472: Line 1,568:
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
−
| rowspan="3" |
+
| rowspan="3" |Internally used for PMIC interrupt, do not connect
 +
 
 +
Pulled-up to NVCC_3V3
 
|ALT0
 
|ALT0
 
|GPIO1_IO03
 
|GPIO1_IO03
Line 1,554: Line 1,652:
 
| rowspan="3" |ECSPI1_MOSI
 
| rowspan="3" |ECSPI1_MOSI
 
| rowspan="3" |CPU.ECSPI1_MOSI
 
| rowspan="3" |CPU.ECSPI1_MOSI
−
| rowspan="3" |
+
| rowspan="3" |B7
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 1,567: Line 1,665:
 
|GPIO5_IO07
 
|GPIO5_IO07
 
|-
 
|-
−
| rowspan="4" |J1.197
+
| rowspan="5" |J1.197
−
| rowspan="4" |GPIO1_IO14
+
| rowspan="5" |GPIO1_IO14
−
| rowspan="4" |CPU.GPIO1_IO14
+
| rowspan="5" |CPU.GPIO1_IO14
−
| rowspan="4" |
+
| rowspan="5" |AC9
−
| rowspan="4" |NVCC_3V3
+
| rowspan="5" |NVCC_3V3
−
| rowspan="4" |I/O
+
| rowspan="5" |I/O
−
| rowspan="4" |
+
| rowspan="5" |
 
|ALT0
 
|ALT0
 
|GPIO1_IO14
 
|GPIO1_IO14
Line 1,579: Line 1,677:
 
|ALT1
 
|ALT1
 
|USB2_OTG_PWR
 
|USB2_OTG_PWR
 +
|-
 +
|ALT4
 +
|USDHC3_CD_B
 +
(Configure register IOMUXC_USDHC3_CD_B_SELECT_INPUT for mode ALT4)
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 1,589: Line 1,691:
 
| rowspan="3" |GPIO1_IO04
 
| rowspan="3" |GPIO1_IO04
 
| rowspan="3" |CPU.GPIO1_IO04
 
| rowspan="3" |CPU.GPIO1_IO04
−
| rowspan="3" |
+
| rowspan="3" |AG12
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 1,605: Line 1,707:
 
| rowspan="3" |GPIO1_IO12
 
| rowspan="3" |GPIO1_IO12
 
| rowspan="3" |CPU.GPIO1_IO12
 
| rowspan="3" |CPU.GPIO1_IO12
−
| rowspan="3" |
+
| rowspan="3" |AB10
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 1,705: Line 1,807:
 
|PMIC_LICELL  
 
|PMIC_LICELL  
 
|PMIC.LICELL
 
|PMIC.LICELL
−
|30
+
|46
 
| -
 
| -
 
|S
 
|S
Line 1,715: Line 1,817:
 
|CPU_ONOFF
 
|CPU_ONOFF
 
|CPU.ONOFF
 
|CPU.ONOFF
−
|W21
+
|A25
−
|NVCC_SNVS
+
|NVCC_SNVS_1V8
 
|I
 
|I
−
|internal pull-up 100k to NVCC_SNVS
+
|internal pull-up 100k to NVCC_SNVS_1V8
 
|
 
|
 
|
 
|
Line 1,745: Line 1,847:
 
|CPU_PORn
 
|CPU_PORn
 
|CPU.POR_B
 
|CPU.POR_B
−
PMIC.RESETMCU
+
PMIC.RESET_MCU
−
|W20
+
|B24
−
3
+
21
−
|NVCC_SNVS
+
|NVCC_SNVS_1V8
 
|I/O
 
|I/O
−
|internal pull-up 100k to NVCC_SNVS
+
|internal pull-up 100k to NVCC_SNVS_1V8
 
|
 
|
 
|
 
|
 
|-
 
|-
 
|J1.24
 
|J1.24
−
|EXT_RESET
+
|PMIC_PWRON
−
|MASTER RESET
+
|PMIC.PWRON
−
| -
+
| 22
−
| -
+
| '''(*)''' 3.3VIN
 
|I
 
|I
−
|internal pull-up to NVCC_SNVS
+
|internal pull-up 100k to VIN
 +
'''(*)''' default as ''Embedded'' power mode
 
|
 
|
 
|
 
|
 
|-
 
|-
−
| rowspan="4" |J1.26
+
| rowspan="5" |J1.26
−
| rowspan="4" |SAI3_RXC
+
| rowspan="5" |SAI3_RXC
−
| rowspan="4" |CPU.SAI3_RXC
+
| rowspan="5" |CPU.SAI3_RXC
−
| rowspan="4" |F4
+
| rowspan="5" |AG7
−
| rowspan="4" |NVCC_3V3
+
| rowspan="5" |NVCC_3V3
−
| rowspan="4" |I/O
+
| rowspan="5" |I/O
−
| rowspan="4" |
+
| rowspan="5" |
 
|ALT0
 
|ALT0
 
|SAI3_RX_BCLK
 
|SAI3_RX_BCLK
 
|-
 
|-
 
|ALT1
 
|ALT1
−
|GPT1_CAPTURE2
+
|GPT1_CLK
 
|-
 
|-
 
|ALT2
 
|ALT2
 
|SAI5_RX_BCLK
 
|SAI5_RX_BCLK
 +
(Configure register IOMUXC_SAI5_RX_BCLK_SELECT_INPUT for mode ALT2)
 +
|-
 +
|ALT4
 +
|UART2_CTS_B
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 1,786: Line 1,893:
 
| rowspan="4" |GPIO1_IO02
 
| rowspan="4" |GPIO1_IO02
 
| rowspan="4" |CPU.GPIO1_IO02
 
| rowspan="4" |CPU.GPIO1_IO02
−
| rowspan="4" |R4
+
| rowspan="4" |AG13
 
| rowspan="4" |NVCC_3V3
 
| rowspan="4" |NVCC_3V3
 
| rowspan="4" |I/O
 
| rowspan="4" |I/O
−
| rowspan="4" |Internally used for SW reset, do not connect
+
| rowspan="4" |Internally used for PMIC WDI, do not connect
 
|ALT0
 
|ALT0
 
|GPIO1_IO02
 
|GPIO1_IO02
Line 1,812: Line 1,919:
 
|
 
|
 
|-
 
|-
−
| rowspan="4" |J1.32
+
| rowspan="5" |J1.32
−
| rowspan="4" |SAI3_RXD
+
| rowspan="5" |SAI3_RXD
−
| rowspan="4" |CPU.SAI3_RXD
+
| rowspan="5" |CPU.SAI3_RXD
−
| rowspan="4" |F3
+
| rowspan="5" |AF7
−
| rowspan="4" |NVCC_3V3
+
| rowspan="5" |NVCC_3V3
−
| rowspan="4" |I/O
+
| rowspan="5" |I/O
−
| rowspan="4" |
+
| rowspan="5" |
 
|ALT0
 
|ALT0
 
|SAI3_RX_DATA0
 
|SAI3_RX_DATA0
Line 1,827: Line 1,934:
 
|ALT2
 
|ALT2
 
|SAI5_RX_DATA0
 
|SAI5_RX_DATA0
 +
(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_0 for mode ALT2)
 +
|-
 +
|ALT4
 +
|UART2_RTS_B
 +
(Configure register IOMUXC_UART2_RTS_B_SELECT_INPUT for mode ALT4)
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 1,834: Line 1,946:
 
| rowspan="3" |SAI2_MCLK
 
| rowspan="3" |SAI2_MCLK
 
| rowspan="3" |CPU.SAI2_MCLK
 
| rowspan="3" |CPU.SAI2_MCLK
−
| rowspan="3" |H5
+
| rowspan="3" |AD19
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 1,843: Line 1,955:
 
|ALT1
 
|ALT1
 
|SAI5_MCLK
 
|SAI5_MCLK
 +
(Configure register IOMUXC_SAI5_MCLK_SELECT_INPUT for mode ALT1)
 
|-
 
|-
 
|ALT5
 
|ALT5
 
|GPIO4_IO27
 
|GPIO4_IO27
 
|-
 
|-
−
| rowspan="4" |J1.36
+
| rowspan="5" |J1.36
−
| rowspan="4" |SAI3_RXFS
+
| rowspan="5" |SAI3_RXFS
−
| rowspan="4" |CPU.SAI3_RXFS
+
| rowspan="5" |CPU.SAI3_RXFS
−
| rowspan="4" |G4
+
| rowspan="5" |AG8
−
| rowspan="4" |NVCC_3V3
+
| rowspan="5" |NVCC_3V3
−
| rowspan="4" |I/O
+
| rowspan="5" |I/O
−
| rowspan="4" |
+
| rowspan="5" |
 
|ALT0
 
|ALT0
 
|SAI3_RX_SYNC
 
|SAI3_RX_SYNC
Line 1,862: Line 1,975:
 
|ALT2
 
|ALT2
 
|SAI5_RX_SYNC
 
|SAI5_RX_SYNC
 +
(Configure register IOMUXC_SAI5_RX_SYNC_SELECT_INPUT for mode ALT2)
 +
|-
 +
|ALT3
 +
|SAI3_RX_DATA1
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 1,869: Line 1,986:
 
| rowspan="4" |I2C3_SCL
 
| rowspan="4" |I2C3_SCL
 
| rowspan="4" |CPU.I2C3_SCL
 
| rowspan="4" |CPU.I2C3_SCL
−
| rowspan="4" |G8
+
| rowspan="4" |E10
 
| rowspan="4" |NVCC_3V3
 
| rowspan="4" |NVCC_3V3
 
| rowspan="4" |I/O
 
| rowspan="4" |I/O
Line 1,885: Line 2,002:
 
|GPIO5_IO18
 
|GPIO5_IO18
 
|-
 
|-
−
| rowspan="4" |J1.40
+
| rowspan="6" |J1.40
−
| rowspan="4" |SAI3_TXFS
+
| rowspan="6" |SAI3_TXFS
−
| rowspan="4" |CPU.SAI3_TXFS
+
| rowspan="6" |CPU.SAI3_TXFS
−
| rowspan="4" |G3
+
| rowspan="6" |AC6
−
| rowspan="4" |NVCC_3V3
+
| rowspan="6" |NVCC_3V3
−
| rowspan="4" |I/O
+
| rowspan="6" |I/O
−
| rowspan="4" |
+
| rowspan="6" |
 
|ALT0
 
|ALT0
 
|SAI3_TX_SYNC
 
|SAI3_TX_SYNC
 
|-
 
|-
 
|ALT1
 
|ALT1
−
|GPT1_CLK
+
|GPT1_CAPTURE2
 
|-
 
|-
 
|ALT2
 
|ALT2
 
|SAI5_RX_DATA1
 
|SAI5_RX_DATA1
 +
(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_1 for mode ALT2)
 +
|-
 +
|ALT3
 +
|SAI3_TX_DATA1
 +
|-
 +
|ALT4
 +
|UART2_RX
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 1,907: Line 2,031:
 
| rowspan="3" |SPDIF_RX
 
| rowspan="3" |SPDIF_RX
 
| rowspan="3" |CPU.SPDIF_RX
 
| rowspan="3" |CPU.SPDIF_RX
−
| rowspan="3" |G6
+
| rowspan="3" |AG9
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 1,923: Line 2,047:
 
| rowspan="3" |SPDIF_TX
 
| rowspan="3" |SPDIF_TX
 
| rowspan="3" |CPU.SPDIF_TX
 
| rowspan="3" |CPU.SPDIF_TX
−
| rowspan="3" |F6
+
| rowspan="3" |AF9
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 1,939: Line 2,063:
 
| rowspan="4" |SAI3_MCLK
 
| rowspan="4" |SAI3_MCLK
 
| rowspan="4" |CPU.SAI3_MCLK
 
| rowspan="4" |CPU.SAI3_MCLK
−
| rowspan="4" |D3
+
| rowspan="4" |AD6
 
| rowspan="4" |NVCC_3V3
 
| rowspan="4" |NVCC_3V3
 
| rowspan="4" |I/O
 
| rowspan="4" |I/O
Line 1,951: Line 2,075:
 
|ALT2
 
|ALT2
 
|SAI5_MCLK
 
|SAI5_MCLK
 +
(Configure register IOMUXC_SAI5_MCLK_SELECT_INPUT for mode ALT2)
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 1,958: Line 2,083:
 
| rowspan="4" |I2C3_SDA
 
| rowspan="4" |I2C3_SDA
 
| rowspan="4" |CPU.I2C3_SDA
 
| rowspan="4" |CPU.I2C3_SDA
−
| rowspan="4" |E9
+
| rowspan="4" |F10
 
| rowspan="4" |NVCC_3V3
 
| rowspan="4" |NVCC_3V3
 
| rowspan="4" |I/O
 
| rowspan="4" |I/O
Line 1,974: Line 2,099:
 
|GPIO5_IO19
 
|GPIO5_IO19
 
|-
 
|-
−
| rowspan="4" |J1.50
+
| rowspan="5" |J1.50
−
| rowspan="4" |SAI3_TXC
+
| rowspan="5" |SAI3_TXC
−
| rowspan="4" |CPU.SAI3_TXC
+
| rowspan="5" |CPU.SAI3_TXC
−
| rowspan="4" |C4
+
| rowspan="5" |AG6
−
| rowspan="4" |NVCC_3V3
+
| rowspan="5" |NVCC_3V3
−
| rowspan="4" |I/O
+
| rowspan="5" |I/O
−
| rowspan="4" |
+
| rowspan="5" |
 
|ALT0
 
|ALT0
 
|SAI3_TX_BCLK
 
|SAI3_TX_BCLK
Line 1,989: Line 2,114:
 
|ALT2
 
|ALT2
 
|SAI5_RX_DATA2
 
|SAI5_RX_DATA2
 +
(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_2 for mode ALT2)
 +
|-
 +
|ALT4
 +
|UART2_TX
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 1,996: Line 2,125:
 
| rowspan="4" |SAI3_TXD
 
| rowspan="4" |SAI3_TXD
 
| rowspan="4" |CPU.SAI3_TXD
 
| rowspan="4" |CPU.SAI3_TXD
−
| rowspan="4" |C3
+
| rowspan="4" |AF6
 
| rowspan="4" |NVCC_3V3
 
| rowspan="4" |NVCC_3V3
 
| rowspan="4" |I/O
 
| rowspan="4" |I/O
Line 2,008: Line 2,137:
 
|ALT2
 
|ALT2
 
|SAI5_RX_DATA3
 
|SAI5_RX_DATA3
 +
(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_3 for mode ALT2)
 
|-
 
|-
 
|ALT5
 
|ALT5
 
|GPIO5_IO01
 
|GPIO5_IO01
 
|-
 
|-
−
| rowspan="2" |J1.54
+
| rowspan="5" |J1.54
−
| rowspan="2" |GPIO1_IO10
+
| rowspan="5" |SAI1_MCLK
−
| rowspan="2" |CPU.GPIO1_IO10
+
| rowspan="5" |CPU.SAI1_MCLK
−
| rowspan="2" |M7
+
| rowspan="5" |AB18
−
| rowspan="2" |NVCC_3V3
+
| rowspan="5" |NVCC_3V3
−
| rowspan="2" |I/O
+
| rowspan="5" |I/O
−
| rowspan="2" |Internally used for ETH PHY interrupt, do not connect
+
| rowspan="5" |
 
|ALT0
 
|ALT0
−
|GPIO1_IO10
+
|SAI1_MCLK
 
|-
 
|-
 
|ALT1
 
|ALT1
−
|USB1_OTG_ID
+
|SAI5_MCLK
 +
(Configure register IOMUXC_SAI5_MCLK_SELECT_INPUT for mode ALT1)
 
|-
 
|-
−
|J1.56
+
|ALT2
 +
|SAI1_TX_BCLK
 +
(Configure register IOMUXC_SAI1_TX_BCLK_SELECT_INPUT for mode ALT2)
 +
|-
 +
|ALT3
 +
|PDM_CLK
 +
|-
 +
|ALT5
 +
|GPIO4_IO20
 +
|-
 +
|J1.56
 
|DGND
 
|DGND
 
|DGND
 
|DGND
Line 2,035: Line 2,176:
 
|
 
|
 
|-
 
|-
−
| rowspan="4" |J1.58
+
| rowspan="3" |J1.58
−
| rowspan="4" |SAI5_MCLK
+
| rowspan="3" |SAI5_MCLK
−
| rowspan="4" |CPU.SAI5_MCLK
+
| rowspan="3" |CPU.SAI5_MCLK
−
| rowspan="4" |K4
+
| rowspan="3" |AD15
−
| rowspan="4" |NVCC_3V3
+
| rowspan="3" |NVCC_3V3
−
| rowspan="4" |I/O
+
| rowspan="3" |I/O
−
| rowspan="4" |
+
| rowspan="3" |
 
|ALT0
 
|ALT0
 
|SAI5_MCLK
 
|SAI5_MCLK
 +
(Configure register IOMUXC_SAI5_MCLK_SELECT_INPUT for mode ALT0)
 
|-
 
|-
 
|ALT1
 
|ALT1
 
|SAI1_TX_BCLK
 
|SAI1_TX_BCLK
−
|-
+
(Configure register IOMUXC_SAI1_TX_BCLK_SELECT_INPUT for mode ALT1)
−
|ALT2
 
−
|SAI4_MCLK
 
 
|-
 
|-
 
|ALT5
 
|ALT5
 
|GPIO3_IO25
 
|GPIO3_IO25
 
|-
 
|-
−
| rowspan="4" |J1.60
+
| rowspan="2" |J1.60
−
| rowspan="4" |GPIO1_IO15
+
| rowspan="2" |GPIO1_IO10
−
| rowspan="4" |CPU.GPIO1_IO15
+
| rowspan="2" |CPU.GPIO1_IO10
−
| rowspan="4" |J6
+
| rowspan="2" |AD10
−
| rowspan="4" |NVCC_3V3
+
| rowspan="2" |NVCC_3V3
−
| rowspan="4" |I/O
+
| rowspan="2" |I/O
−
| rowspan="4" |
+
| rowspan="2" |Internally used for ETH PHY interrupt, do not connect
 
|ALT0
 
|ALT0
−
|GPIO1_IO15
+
|GPIO1_IO10
 
|-
 
|-
 
|ALT1
 
|ALT1
−
|USB2_OTG_OC
+
|USB1_OTG_ID
−
|-
 
−
|ALT5
 
−
|PWM4_OUT
 
−
|-
 
−
|ALT6
 
−
|CCM_CLKO2
 
 
|-
 
|-
 
| rowspan="3" |J1.62
 
| rowspan="3" |J1.62
 
| rowspan="3" |SAI5_RXFS
 
| rowspan="3" |SAI5_RXFS
 
| rowspan="3" |CPU.SAI5_RXFS
 
| rowspan="3" |CPU.SAI5_RXFS
−
| rowspan="3" |N4
+
| rowspan="3" |AB15
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 2,082: Line 2,216:
 
|ALT0
 
|ALT0
 
|SAI5_RX_SYNC
 
|SAI5_RX_SYNC
 +
(Configure register IOMUXC_SAI5_RX_SYNC_SELECT_INPUT for mode ALT0)
 
|-
 
|-
 
|ALT1
 
|ALT1
Line 2,089: Line 2,224:
 
|GPIO3_IO19
 
|GPIO3_IO19
 
|-
 
|-
−
| rowspan="3" |J1.64
+
| rowspan="4" |J1.64
−
| rowspan="3" |SAI5_RXC
+
| rowspan="4" |SAI5_RXC
−
| rowspan="3" |CPU.SAI5_RXC
+
| rowspan="4" |CPU.SAI5_RXC
−
| rowspan="3" |L5
+
| rowspan="4" |AC15
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|SAI5_RX_BCLK
 
|SAI5_RX_BCLK
 +
(Configure register IOMUXC_SAI5_RX_BCLK_SELECT_INPUT for mode ALT0)
 
|-
 
|-
 
|ALT1
 
|ALT1
 
|SAI1_TX_DATA1
 
|SAI1_TX_DATA1
 +
|-
 +
|ALT4
 +
|PDM_CLK
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,108: Line 2,247:
 
| rowspan="3" |SAI2_TXC
 
| rowspan="3" |SAI2_TXC
 
| rowspan="3" |CPU.SAI2_TXC
 
| rowspan="3" |CPU.SAI2_TXC
−
| rowspan="3" |J5
+
| rowspan="3" |AD22
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 2,124: Line 2,263:
 
| rowspan="3" |SAI2_TXD0
 
| rowspan="3" |SAI2_TXD0
 
| rowspan="3" |CPU.SAI2_TXD0
 
| rowspan="3" |CPU.SAI2_TXD0
−
| rowspan="3" |G5
+
| rowspan="3" |AC22
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 2,137: Line 2,276:
 
|GPIO4_IO26
 
|GPIO4_IO26
 
|-
 
|-
−
| rowspan="3" |J1.70
+
| rowspan="5" |J1.70
−
| rowspan="3" |SAI2_TXFS
+
| rowspan="5" |SAI2_TXFS
−
| rowspan="3" |CPU.SAI2_TXFS
+
| rowspan="5" |CPU.SAI2_TXFS
−
| rowspan="3" |H4
+
| rowspan="5" |AD23
−
| rowspan="3" |NVCC_3V3
+
| rowspan="5" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="5" |I/O
−
| rowspan="3" |
+
| rowspan="5" |
 
|ALT0
 
|ALT0
 
|SAI2_TX_SYNC
 
|SAI2_TX_SYNC
Line 2,149: Line 2,288:
 
|ALT1
 
|ALT1
 
|SAI5_TX_DATA1
 
|SAI5_TX_DATA1
 +
|-
 +
|ALT3
 +
|SAI2_TX_DATA1
 +
|-
 +
|ALT4
 +
|UART1_CTS_B
 
|-
 
|-
 
|ALT5
 
|ALT5
 
|GPIO4_IO24
 
|GPIO4_IO24
 
|-
 
|-
−
| rowspan="3" |J1.72
+
| rowspan="4" |J1.72
−
| rowspan="3" |SAI2_RXD0
+
| rowspan="4" |SAI2_RXD0
−
| rowspan="3" |CPU.SAI2_RXD0
+
| rowspan="4" |CPU.SAI2_RXD0
−
| rowspan="3" |H6
+
| rowspan="4" |AC24
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|SAI2_RX_DATA0
 
|SAI2_RX_DATA0
Line 2,165: Line 2,310:
 
|ALT1
 
|ALT1
 
|SAI5_TX_DATA0
 
|SAI5_TX_DATA0
 +
|-
 +
|ALT4
 +
|UART1_RTS_B
 +
(Configure register IOMUXC_UART1_RTS_B_SELECT_INPUT for mode ALT4)
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,170: Line 2,319:
 
|-
 
|-
 
| rowspan="3" |J1.74
 
| rowspan="3" |J1.74
−
| rowspan="3" |SAI5_RXD0
+
| rowspan="3" |I2C4_SDA
−
| rowspan="3" |CPU.SAI5_RXD0
+
| rowspan="3" |CPU.I2C4_SDA
−
| rowspan="3" |M5
+
| rowspan="3" |E13
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
 
| rowspan="3" |
 
| rowspan="3" |
 
|ALT0
 
|ALT0
−
|SAI5_RX_DATA0
+
|I2C4_SDA
 
|-
 
|-
 
|ALT1
 
|ALT1
−
|SAI1_TX_DATA2
+
|PWM1_OUT
 
|-
 
|-
 
|ALT5
 
|ALT5
−
|GPIO3_IO21
+
|GPIO5_IO21
 
|-
 
|-
−
| rowspan="5" |J1.76
+
| rowspan="4" |J1.76
−
| rowspan="5" |SAI5_RXD1
+
| rowspan="4" |I2C4_SCL
−
| rowspan="5" |CPU.SAI5_RXD1
+
| rowspan="4" |CPU.I2C4_SCL
−
| rowspan="5" |L4
+
| rowspan="4" |D13
−
| rowspan="5" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="5" |I/O
+
| rowspan="4" |I/O
−
| rowspan="5" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
−
|SAI5_RX_DATA1
+
|I2C4_SCL
 
|-
 
|-
 
|ALT1
 
|ALT1
−
|SAI1_TX_DATA3
+
|PWM2_OUT
 
|-
 
|-
 
|ALT2
 
|ALT2
−
|SAI1_TX_SYNC
+
|PCIE1_CLKREQ_B
−
|-
+
(Configure register IOMUXC_PCIE1_CLKREQ_B_SELECT_INPUT for mode ALT2)
−
|ALT3
 
−
|SAI5_TX_SYNC
 
 
|-
 
|-
 
|ALT5
 
|ALT5
−
|GPIO3_IO212
+
|GPIO5_IO20
 
|-
 
|-
−
| rowspan="5" |J1.78
+
| rowspan="6" |J1.78
−
| rowspan="5" |SAI5_RXD2
+
| rowspan="6" |SAI5_RXD2
−
| rowspan="5" |CPU.SAI5_RXD2
+
| rowspan="6" |CPU.SAI5_RXD2
−
| rowspan="5" |M4
+
| rowspan="6" |AD13
−
| rowspan="5" |NVCC_3V3
+
| rowspan="6" |NVCC_3V3
−
| rowspan="5" |I/O
+
| rowspan="6" |I/O
−
| rowspan="5" |
+
| rowspan="6" |
 
|ALT0
 
|ALT0
 
|SAI5_RX_DATA2
 
|SAI5_RX_DATA2
 +
(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_2 for mode ALT0)
 
|-
 
|-
 
|ALT1
 
|ALT1
Line 2,222: Line 2,370:
 
|ALT2
 
|ALT2
 
|SAI1_TX_SYNC
 
|SAI1_TX_SYNC
 +
(Configure register IOMUXC_SAI1_TX_SYNC_SELECT_INPUT for mode ALT2)
 
|-
 
|-
 
|ALT3
 
|ALT3
 
|SAI5_TX_BCLK
 
|SAI5_TX_BCLK
 +
(Configure register IOMUXC_SAI5_TX_BCLK_SELECT_INPUT for mode ALT3)
 +
|-
 +
|ALT4
 +
|PDM_BIT_STREAM2
 +
(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_2 for mode ALT4)
 
|-
 
|-
 
|ALT5
 
|ALT5
 
|GPIO3_IO23
 
|GPIO3_IO23
 
|-
 
|-
−
| rowspan="5" |J1.80
+
| rowspan="6" |J1.80
−
| rowspan="5" |SAI5_RXD3
+
| rowspan="6" |SAI5_RXD3
−
| rowspan="5" |CPU.SAI5_RXD3
+
| rowspan="6" |CPU.SAI5_RXD3
−
| rowspan="5" |K5
+
| rowspan="6" |AC13
−
| rowspan="5" |NVCC_3V3
+
| rowspan="6" |NVCC_3V3
−
| rowspan="5" |I/O
+
| rowspan="6" |I/O
−
| rowspan="5" |
+
| rowspan="6" |
 
|ALT0
 
|ALT0
 
|SAI5_RX_DATA3
 
|SAI5_RX_DATA3
 +
(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_3 for mode ALT0)
 
|-
 
|-
 
|ALT1
 
|ALT1
Line 2,244: Line 2,399:
 
|ALT2
 
|ALT2
 
|SAI1_TX_SYNC
 
|SAI1_TX_SYNC
 +
(Configure register IOMUXC_SAI1_TX_SYNC_SELECT_INPUT for mode ALT2)
 
|-
 
|-
 
|ALT3
 
|ALT3
 
|SAI5_TX_DATA0
 
|SAI5_TX_DATA0
 +
|-
 +
|ALT4
 +
|PDM_BIT_STREAM3
 +
(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_3 for mode ALT4)
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,262: Line 2,422:
 
|-
 
|-
 
|J1.84
 
|J1.84
−
|CLK2_N
+
|PCIE1_REF_CLKN
−
|CPU.CLK2_N
+
|CPU.PCIE_REF_CLK_N
−
|T22
+
|A21
 
|VDDA_1V8
 
|VDDA_1V8
 
|D
 
|D
−
|Internally used for PCIe CLK, do not connect
+
|
 
|
 
|
 
|
 
|
 
|-
 
|-
 
|J1.86
 
|J1.86
−
|CLK2_P
+
|PCIE1_REF_CLKP
−
|CPU.CLK2_P
+
|CPU.PCIE_REF_CLK_P
−
|U22
+
|B21
 
|VDDA_1V8
 
|VDDA_1V8
 
|D
 
|D
−
|Internally used for PCIe CLK, do not connect
+
|
 
|
 
|
 
|
 
|
 
|-
 
|-
 
|J1.88
 
|J1.88
−
|PCIE1_REF_CLKN
+
|CLKIN1
−
|CPU.PCIE1_REF_PAD_CLK_N
+
|CPU.CLKIN1
−
|K24
+
|H27
−
|VDD_PHY_3V3
+
|NVCC_3V3
−
|D
+
|I
 
|
 
|
 
|
 
|
Line 2,292: Line 2,452:
 
|-
 
|-
 
|J1.90
 
|J1.90
−
|PCIE1_REF_CLKP
+
|CLKIN2
−
|CPU.PCIE1_REF_PAD_CLK_P
+
|CPU.CLKIN2
−
|K25
+
|J27
−
|VDD_PHY_3V3
+
|NVCC_3V3
−
|D
+
|I
 
|
 
|
 
|
 
|
Line 2,303: Line 2,463:
 
|J1.92
 
|J1.92
 
|PCIE1_RXN
 
|PCIE1_RXN
−
|CPU.PCIE1_RXN_N
+
|CPU.PCIE_RXN_N
−
|H24
+
|A19
−
|VDD_PHY_3V3
+
|VDDA_1V8
 
|D
 
|D
 
|
 
|
Line 2,313: Line 2,473:
 
|J1.94
 
|J1.94
 
|PCIE1_RXP
 
|PCIE1_RXP
−
|CPU.PCIE1_RXN_P
+
|CPU.PCIE_RXN_P
−
|H25
+
|B19
−
|VDD_PHY_3V3
+
|VDDA_1V8
 
|D
 
|D
 
|
 
|
Line 2,323: Line 2,483:
 
|J1.96
 
|J1.96
 
|PCIE1_TXN
 
|PCIE1_TXN
−
|CPU.PCIE1_TXN_N
+
|CPU.PCIE_TXN_N
−
|J24
+
|A20
−
|VDD_PHY_3V3
+
|VDDA_1V8
 
|D
 
|D
 
|
 
|
Line 2,333: Line 2,493:
 
|J1.98
 
|J1.98
 
|PCIE1_TXP
 
|PCIE1_TXP
−
|CPU.PCIE1_TXN_P
+
|CPU.PCIE_TXN_P
−
|J25
+
|B20
−
|VDD_PHY_3V3
+
|VDDA_1V8
 
|D
 
|D
 
|
 
|
Line 2,352: Line 2,512:
 
|-
 
|-
 
|J1.102
 
|J1.102
−
|CSI1_CLK_N
+
|CSI_P1_CKN
−
|CPU.MIPI_CSI1_CLK_N
+
|CPU.MIPI_CSI_CLK_N
−
|A22
+
|A16
 
| -
 
| -
 
|D
 
|D
Line 2,362: Line 2,522:
 
|-
 
|-
 
|J1.104
 
|J1.104
−
|CSI1_CLK_P
+
|CSI_P1_CKP
−
|CPU.MIPI_CSI1_CLK_P
+
|CPU.MIPI_CSI_CLK_P
−
|B22
+
|B16
 
| -
 
| -
 
|D
 
|D
Line 2,372: Line 2,532:
 
|-
 
|-
 
|J1.106
 
|J1.106
−
|CSI1_D0_N
+
|CSI_P1_DN0
−
|CPU.MIPI_CSI1_D0_N
+
|CPU.MIPI_CSI_D0_N
−
|A23
+
|A14
 
| -
 
| -
 
|D
 
|D
Line 2,382: Line 2,542:
 
|-
 
|-
 
|J1.108
 
|J1.108
−
|CSI1_D0_P
+
|CSI_P1_DP0
−
|CPU.MIPI_CSI1_D0_P
+
|CPU.MIPI_CSI_D0_P
−
|B23
+
|B14
 
| -
 
| -
 
|D
 
|D
Line 2,392: Line 2,552:
 
|-
 
|-
 
|J1.110
 
|J1.110
−
|CSI1_D1_N
+
|CSI_P1_DN1
−
|CPU.MIPI_CSI1_D1_N
+
|CPU.MIPI_CSI_D1_N
−
|C22
+
|A15
 
| -
 
| -
 
|D
 
|D
Line 2,402: Line 2,562:
 
|-
 
|-
 
|J1.112
 
|J1.112
−
|CSI1_D1_P
+
|CSI_P1_DP1
−
|CPU.MIPI_CSI1_D1_P
+
|CPU.MIPI_CSI_D1_P
−
|D22
+
|B15
 
| -
 
| -
 
|D
 
|D
Line 2,412: Line 2,572:
 
|-
 
|-
 
|J1.114
 
|J1.114
−
|CSI1_D2_N
+
|CSI_P1_DN2
−
|CPU.MIPI_CSI1_D2_N
+
|CPU.MIPI_CSI_D2_N
−
|B24
+
|A17
 
| -
 
| -
 
|D
 
|D
Line 2,422: Line 2,582:
 
|-
 
|-
 
|J1.116
 
|J1.116
−
|CSI1_D2_P
+
|CSI_P1_DP2
−
|CPU.MIPI_CSI1_D2_P
+
|CPU.MIPI_CSI_D2_P
−
|C23
+
|B17
 
| -
 
| -
 
|D
 
|D
Line 2,432: Line 2,592:
 
|-
 
|-
 
|J1.118
 
|J1.118
−
|CSI1_D3_N
+
|CSI_P1_DN3
−
|CPU.MIPI_CSI1_D3_N
+
|CPU.MIPI_CSI_D3_N
−
|C21
+
|A18
 
| -
 
| -
 
|D
 
|D
Line 2,442: Line 2,602:
 
|-
 
|-
 
|J1.120
 
|J1.120
−
|CSI1_D3_P
+
|CSI_P1_DP3
−
|CPU.MIPI_CSI1_D3_P
+
|CPU.MIPI_CSI_D3_P
−
|D21
+
|B18
 
| -
 
| -
 
|D
 
|D
Line 2,465: Line 2,625:
 
|NAND_DQS
 
|NAND_DQS
 
|CPU.NAND_DQS
 
|CPU.NAND_DQS
−
|M20
+
|R22
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
Line 2,476: Line 2,636:
 
| rowspan="3" |NAND_DQS
 
| rowspan="3" |NAND_DQS
 
| rowspan="3" |CPU.NAND_DQS
 
| rowspan="3" |CPU.NAND_DQS
−
| rowspan="3" |M20
+
| rowspan="3" |R22
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 2,493: Line 2,653:
 
|NAND_ALE
 
|NAND_ALE
 
|CPU.NAND_ALE
 
|CPU.NAND_ALE
−
|G19
+
|N22
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
Line 2,504: Line 2,664:
 
| rowspan="3" |NAND_ALE
 
| rowspan="3" |NAND_ALE
 
| rowspan="3" |CPU.NAND_ALE
 
| rowspan="3" |CPU.NAND_ALE
−
| rowspan="3" |G19
+
| rowspan="3" |N22
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 2,521: Line 2,681:
 
| rowspan="2" |SD1_CLK
 
| rowspan="2" |SD1_CLK
 
| rowspan="2" |CPU.SD1_CLK
 
| rowspan="2" |CPU.SD1_CLK
−
| rowspan="2" |L25
+
| rowspan="2" |V26
 
| rowspan="2" |NVCC_3V3
 
| rowspan="2" |NVCC_3V3
 
(NVCC_1V8 on request)
 
(NVCC_1V8 on request)
Line 2,536: Line 2,696:
 
| rowspan="3" |NAND_CE0_B
 
| rowspan="3" |NAND_CE0_B
 
| rowspan="3" |CPU.NAND_CE0_B
 
| rowspan="3" |CPU.NAND_CE0_B
−
| rowspan="3" |H19
+
| rowspan="3" |N24
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 2,553: Line 2,713:
 
| rowspan="2" |SD1_CMD
 
| rowspan="2" |SD1_CMD
 
| rowspan="2" |CPU.SD1_CMD
 
| rowspan="2" |CPU.SD1_CMD
−
| rowspan="2" |L24
+
| rowspan="2" |V27
 
| rowspan="2" |NVCC_3V3
 
| rowspan="2" |NVCC_3V3
 
(NVCC_1V8 on request)
 
(NVCC_1V8 on request)
Line 2,564: Line 2,724:
 
|GPIO2_IO01
 
|GPIO2_IO01
 
|-
 
|-
−
| rowspan="3" |J1.130
+
| rowspan="4" |J1.130
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="3" |NAND_CE1_B
+
| rowspan="4" |NAND_CE1_B
−
| rowspan="3" |CPU.NAND_CE1_B
+
| rowspan="4" |CPU.NAND_CE1_B
−
| rowspan="3" |G21
+
| rowspan="4" |P27
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|RAWNAND_CE1_B
 
|RAWNAND_CE1_B
Line 2,577: Line 2,737:
 
|ALT1
 
|ALT1
 
|QSPI_A_SS1_B
 
|QSPI_A_SS1_B
 +
|-
 +
|ALT2
 +
|USDHC3_STROBE
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,585: Line 2,748:
 
| rowspan="2" |SD1_RST_B
 
| rowspan="2" |SD1_RST_B
 
| rowspan="2" |CPU.SD1_RST_B
 
| rowspan="2" |CPU.SD1_RST_B
−
| rowspan="2" |R24
+
| rowspan="2" |R23
 
| rowspan="2" |NVCC_3V3
 
| rowspan="2" |NVCC_3V3
 
(NVCC_1V8 on request)
 
(NVCC_1V8 on request)
Line 2,596: Line 2,759:
 
|GPIO2_IO10
 
|GPIO2_IO10
 
|-
 
|-
−
| rowspan="3" |J1.132
+
| rowspan="4" |J1.132
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="3" |NAND_CE2_B
+
| rowspan="4" |NAND_CE2_B
−
| rowspan="3" |CPU.NAND_CE2_B
+
| rowspan="4" |CPU.NAND_CE2_B
−
| rowspan="3" |F21
+
| rowspan="4" |M27
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|RAWNAND_CE2_B
 
|RAWNAND_CE2_B
Line 2,609: Line 2,772:
 
|ALT1
 
|ALT1
 
|QSPI_B_SS0_B
 
|QSPI_B_SS0_B
 +
|-
 +
|ALT2
 +
|USDHC3_DATA5
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,617: Line 2,783:
 
| rowspan="2" |SD1_STROBE
 
| rowspan="2" |SD1_STROBE
 
| rowspan="2" |CPU.SD1_STROBE
 
| rowspan="2" |CPU.SD1_STROBE
−
| rowspan="2" |T24
+
| rowspan="2" |R24
 
| rowspan="2" |NVCC_3V3
 
| rowspan="2" |NVCC_3V3
 
(NVCC_1V8 on request)
 
(NVCC_1V8 on request)
Line 2,628: Line 2,794:
 
|GPIO2_IO11
 
|GPIO2_IO11
 
|-
 
|-
−
| rowspan="3" |J1.134
+
| rowspan="4" |J1.134
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="3" |NAND_CE3_B
+
| rowspan="4" |NAND_CE3_B
−
| rowspan="3" |CPU.NAND_CE3_B
+
| rowspan="4" |CPU.NAND_CE3_B
−
| rowspan="3" |H20
+
| rowspan="4" |L27
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|RAWNAND_CE3_B
 
|RAWNAND_CE3_B
Line 2,641: Line 2,807:
 
|ALT1
 
|ALT1
 
|QSPI_B_SS1_B
 
|QSPI_B_SS1_B
 +
|-
 +
|ALT2
 +
|USDHC3_DATA6
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,649: Line 2,818:
 
|NAND_CLE
 
|NAND_CLE
 
|CPU.NAND_CLE
 
|CPU.NAND_CLE
−
|H21
+
|K27
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
Line 2,656: Line 2,825:
 
|
 
|
 
|-
 
|-
−
| rowspan="3" |J1.136
+
| rowspan="4" |J1.136
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="3" |NAND_CLE
+
| rowspan="4" |NAND_CLE
−
| rowspan="3" |CPU.NAND_CLE
+
| rowspan="4" |CPU.NAND_CLE
−
| rowspan="3" |H21
+
| rowspan="4" |K27
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|RAWNAND_CLE
 
|RAWNAND_CLE
Line 2,669: Line 2,838:
 
|ALT1
 
|ALT1
 
|QSPI_B_SCLK
 
|QSPI_B_SCLK
 +
|-
 +
|ALT2
 +
|USDHC3_DATA7
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,677: Line 2,849:
 
| rowspan="2" |SD1_DATA0
 
| rowspan="2" |SD1_DATA0
 
| rowspan="2" |CPU.SD1_DATA0
 
| rowspan="2" |CPU.SD1_DATA0
−
| rowspan="2" |M25
+
| rowspan="2" |Y27
 
| rowspan="2" |NVCC_3V3
 
| rowspan="2" |NVCC_3V3
 
(NVCC_1V8 on request)
 
(NVCC_1V8 on request)
Line 2,692: Line 2,864:
 
| rowspan="3" |NAND_DATA00
 
| rowspan="3" |NAND_DATA00
 
| rowspan="3" |CPU.NAND_DATA00
 
| rowspan="3" |CPU.NAND_DATA00
−
| rowspan="3" |G20
+
| rowspan="3" |P23
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 2,709: Line 2,881:
 
| rowspan="2" |SD1_DATA1
 
| rowspan="2" |SD1_DATA1
 
| rowspan="2" |CPU.SD1_DATA1
 
| rowspan="2" |CPU.SD1_DATA1
−
| rowspan="2" |M24
+
| rowspan="2" |Y26
 
| rowspan="2" |NVCC_3V3
 
| rowspan="2" |NVCC_3V3
 
(NVCC_1V8 on request)
 
(NVCC_1V8 on request)
Line 2,724: Line 2,896:
 
| rowspan="3" |NAND_DATA01
 
| rowspan="3" |NAND_DATA01
 
| rowspan="3" |CPU.NAND_DATA01
 
| rowspan="3" |CPU.NAND_DATA01
−
| rowspan="3" |J20
+
| rowspan="3" |K24
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |NVCC_3V3
 
| rowspan="3" |I/O
 
| rowspan="3" |I/O
Line 2,741: Line 2,913:
 
| rowspan="2" |SD1_DATA2
 
| rowspan="2" |SD1_DATA2
 
| rowspan="2" |CPU.SD1_DATA2
 
| rowspan="2" |CPU.SD1_DATA2
−
| rowspan="2" |N25
+
| rowspan="2" |T27
 
| rowspan="2" |NVCC_3V3
 
| rowspan="2" |NVCC_3V3
 
(NVCC_1V8 on request)
 
(NVCC_1V8 on request)
Line 2,752: Line 2,924:
 
|GPIO2_IO04
 
|GPIO2_IO04
 
|-
 
|-
−
| rowspan="3" |J1.142
+
| rowspan="4" |J1.142
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="3" |NAND_DATA02
+
| rowspan="4" |NAND_DATA02
−
| rowspan="3" |CPU.NAND_DATA02
+
| rowspan="4" |CPU.NAND_DATA02
−
| rowspan="3" |H22
+
| rowspan="4" |K23
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|RAWNAND_DATA02
 
|RAWNAND_DATA02
Line 2,765: Line 2,937:
 
|ALT1
 
|ALT1
 
|QSPI_A_DATA2
 
|QSPI_A_DATA2
 +
|-
 +
|ALT2
 +
|USDHC3_CD_B
 +
(Configure register IOMUXC_USDHC3_CD_B_SELECT_INPUT for mode ALT2)
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,773: Line 2,949:
 
| rowspan="2" |SD1_DATA3
 
| rowspan="2" |SD1_DATA3
 
| rowspan="2" |CPU.SD1_DATA3
 
| rowspan="2" |CPU.SD1_DATA3
−
| rowspan="2" |P25
+
| rowspan="2" |T26
 
| rowspan="2" |NVCC_3V3
 
| rowspan="2" |NVCC_3V3
 
(NVCC_1V8 on request)
 
(NVCC_1V8 on request)
Line 2,784: Line 2,960:
 
|GPIO2_IO05
 
|GPIO2_IO05
 
|-
 
|-
−
| rowspan="3" |J1.144
+
| rowspan="4" |J1.144
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="3" |NAND_DATA03
+
| rowspan="4" |NAND_DATA03
−
| rowspan="3" |CPU.NAND_DATA03
+
| rowspan="4" |CPU.NAND_DATA03
−
| rowspan="3" |J21
+
| rowspan="4" |N23
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|RAWNAND_DATA03
 
|RAWNAND_DATA03
Line 2,797: Line 2,973:
 
|ALT1
 
|ALT1
 
|QSPI_A_DATA3
 
|QSPI_A_DATA3
 +
|-
 +
|ALT2
 +
|USDHC3_WP
 +
(Configure register IOMUXC_USDHC3_WP_SELECT_INPUT for mode ALT2)
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,815: Line 2,995:
 
| rowspan="2" |SD1_DATA4
 
| rowspan="2" |SD1_DATA4
 
| rowspan="2" |CPU.SD1_DATA4
 
| rowspan="2" |CPU.SD1_DATA4
−
| rowspan="2" |N24
+
| rowspan="2" |U27
 
| rowspan="2" |NVCC_3V3
 
| rowspan="2" |NVCC_3V3
 
(NVCC_1V8 on request)
 
(NVCC_1V8 on request)
Line 2,826: Line 3,006:
 
|GPIO2_IO06
 
|GPIO2_IO06
 
|-
 
|-
−
| rowspan="3" |J1.148
+
| rowspan="4" |J1.148
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="3" |NAND_DATA04
+
| rowspan="4" |NAND_DATA04
−
| rowspan="3" |CPU.NAND_DATA04
+
| rowspan="4" |CPU.NAND_DATA04
−
| rowspan="3" |L20
+
| rowspan="4" |M26
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|RAWNAND_DATA04
 
|RAWNAND_DATA04
Line 2,839: Line 3,019:
 
|ALT1
 
|ALT1
 
|QSPI_B_DATA0
 
|QSPI_B_DATA0
 +
|-
 +
|ALT2
 +
|USDHC3_DATA0
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,847: Line 3,030:
 
| rowspan="2" |SD1_DATA5
 
| rowspan="2" |SD1_DATA5
 
| rowspan="2" |CPU.SD1_DATA5
 
| rowspan="2" |CPU.SD1_DATA5
−
| rowspan="2" |P24
+
| rowspan="2" |U26
 
| rowspan="2" |NVCC_3V3
 
| rowspan="2" |NVCC_3V3
 
(NVCC_1V8 on request)
 
(NVCC_1V8 on request)
Line 2,858: Line 3,041:
 
|GPIO2_IO07
 
|GPIO2_IO07
 
|-
 
|-
−
| rowspan="3" |J1.150
+
| rowspan="4" |J1.150
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="3" |NAND_DATA05
+
| rowspan="4" |NAND_DATA05
−
| rowspan="3" |CPU.NAND_DATA05
+
| rowspan="4" |CPU.NAND_DATA05
−
| rowspan="3" |J22
+
| rowspan="4" |L26
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|RAWNAND_DATA05
 
|RAWNAND_DATA05
Line 2,871: Line 3,054:
 
|ALT1
 
|ALT1
 
|QSPI_B_DATA1
 
|QSPI_B_DATA1
 +
|-
 +
|ALT2
 +
|USDHC3_DATA1
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,879: Line 3,065:
 
| rowspan="2" |SD1_DATA6
 
| rowspan="2" |SD1_DATA6
 
| rowspan="2" |CPU.SD1_DATA6
 
| rowspan="2" |CPU.SD1_DATA6
−
| rowspan="2" |R25
+
| rowspan="2" |W27
 
| rowspan="2" |NVCC_3V3
 
| rowspan="2" |NVCC_3V3
 
(NVCC_1V8 on request)
 
(NVCC_1V8 on request)
Line 2,890: Line 3,076:
 
|GPIO2_IO08
 
|GPIO2_IO08
 
|-
 
|-
−
| rowspan="3" |J1.152
+
| rowspan="4" |J1.152
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="3" |NAND_DATA06
+
| rowspan="4" |NAND_DATA06
−
| rowspan="3" |CPU.NAND_DATA06
+
| rowspan="4" |CPU.NAND_DATA06
−
| rowspan="3" |L19
+
| rowspan="4" |K26
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|RAWNAND_DATA06
 
|RAWNAND_DATA06
Line 2,903: Line 3,089:
 
|ALT1
 
|ALT1
 
|QSPI_B_DATA2
 
|QSPI_B_DATA2
 +
|-
 +
|ALT2
 +
|USDHC3_DATA2
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,911: Line 3,100:
 
| rowspan="2" |SD1_DATA7
 
| rowspan="2" |SD1_DATA7
 
| rowspan="2" |CPU.SD1_DATA7
 
| rowspan="2" |CPU.SD1_DATA7
−
| rowspan="2" |T25
+
| rowspan="2" |W26
 
| rowspan="2" |NVCC_3V3
 
| rowspan="2" |NVCC_3V3
 
(NVCC_1V8 on request)
 
(NVCC_1V8 on request)
Line 2,922: Line 3,111:
 
|GPIO2_IO09
 
|GPIO2_IO09
 
|-
 
|-
−
| rowspan="3" |J1.154
+
| rowspan="4" |J1.154
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="3" |NAND_DATA07
+
| rowspan="4" |NAND_DATA07
−
| rowspan="3" |CPU.NAND_DATA07
+
| rowspan="4" |CPU.NAND_DATA07
−
| rowspan="3" |M19
+
| rowspan="4" |N26
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|RAWNAND_DATA07
 
|RAWNAND_DATA07
Line 2,935: Line 3,124:
 
|ALT1
 
|ALT1
 
|QSPI_B_DATA3
 
|QSPI_B_DATA3
 +
|-
 +
|ALT2
 +
|USDHC3_DATA3
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,943: Line 3,135:
 
|NAND_RE_B
 
|NAND_RE_B
 
|CPU.NAND_RE_B
 
|CPU.NAND_RE_B
−
|K19
+
|N27
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
Line 2,950: Line 3,142:
 
|
 
|
 
|-
 
|-
−
| rowspan="3" |J1.156
+
| rowspan="4" |J1.156
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="3" |NAND_RE_B
+
| rowspan="4" |NAND_RE_B
−
| rowspan="3" |CPU.NAND_RE_B
+
| rowspan="4" |CPU.NAND_RE_B
−
| rowspan="3" |K19
+
| rowspan="4" |N27
−
| rowspan="3" |NVCC_3V3
+
| rowspan="4" |NVCC_3V3
−
| rowspan="3" |I/O
+
| rowspan="4" |I/O
−
| rowspan="3" |
+
| rowspan="4" |
 
|ALT0
 
|ALT0
 
|RAWNAND_RE_B
 
|RAWNAND_RE_B
Line 2,963: Line 3,155:
 
|ALT1
 
|ALT1
 
|QSPI_B_DQS
 
|QSPI_B_DQS
 +
|-
 +
|ALT2
 +
|USDHC3_DATA4
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,971: Line 3,166:
 
|NAND_READY_B
 
|NAND_READY_B
 
|CPU.NAND_READY_B
 
|CPU.NAND_READY_B
−
|K20
+
|P26
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
Line 2,978: Line 3,173:
 
|
 
|
 
|-
 
|-
−
| rowspan="2" |J1.158
+
| rowspan="3" |J1.158
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="2" |NAND_READY_B
+
| rowspan="3" |NAND_READY_B
−
| rowspan="2" |CPU.NAND_READY_B
+
| rowspan="3" |CPU.NAND_READY_B
−
| rowspan="2" |K20
+
| rowspan="3" |P26
−
| rowspan="2" |NVCC_3V3
+
| rowspan="3" |NVCC_3V3
−
| rowspan="2" |I/O
+
| rowspan="3" |I/O
−
| rowspan="2" |
+
| rowspan="3" |
 
|ALT0
 
|ALT0
 
|RAWNAND_READY_B
 
|RAWNAND_READY_B
 +
|-
 +
|ALT2
 +
|USDHC3_RESET_B
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 2,996: Line 3,194:
 
|NAND_WE_B
 
|NAND_WE_B
 
|CPU.NAND_WE_B
 
|CPU.NAND_WE_B
−
|K22
+
|R26
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
Line 3,003: Line 3,201:
 
|
 
|
 
|-
 
|-
−
| rowspan="2" |J1.160
+
| rowspan="3" |J1.160
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="2" |NAND_WE_B
+
| rowspan="3" |NAND_WE_B
−
| rowspan="2" |CPU.NAND_WE_B
+
| rowspan="3" |CPU.NAND_WE_B
−
| rowspan="2" |K22
+
| rowspan="3" |R26
−
| rowspan="2" |NVCC_3V3
+
| rowspan="3" |NVCC_3V3
−
| rowspan="2" |I/O
+
| rowspan="3" |I/O
−
| rowspan="2" |
+
| rowspan="3" |
 
|ALT0
 
|ALT0
 
|RAWNAND_WE_B
 
|RAWNAND_WE_B
 +
|-
 +
|ALT2
 +
|USDHC3_CLK
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 3,021: Line 3,222:
 
|NAND_WP_B
 
|NAND_WP_B
 
|CPU.NAND_WP_B
 
|CPU.NAND_WP_B
−
|K21
+
|R27
 
|NVCC_3V3
 
|NVCC_3V3
 
|I/O
 
|I/O
Line 3,028: Line 3,229:
 
|
 
|
 
|-
 
|-
−
| rowspan="2" |J1.162
+
| rowspan="3" |J1.162
 
(eMMC on board)
 
(eMMC on board)
−
| rowspan="2" |NAND_WP_B
+
| rowspan="3" |NAND_WP_B
−
| rowspan="2" |CPU.NAND_WP_B
+
| rowspan="3" |CPU.NAND_WP_B
−
| rowspan="2" |K21
+
| rowspan="3" |R27
−
| rowspan="2" |NVCC_3V3
+
| rowspan="3" |NVCC_3V3
−
| rowspan="2" |I/O
+
| rowspan="3" |I/O
−
| rowspan="2" |
+
| rowspan="3" |
 
|ALT0
 
|ALT0
 
|RAWNAND_WP_B
 
|RAWNAND_WP_B
 +
|-
 +
|ALT2
 +
|USDHC3_CMD
 
|-
 
|-
 
|ALT5
 
|ALT5
Line 3,052: Line 3,256:
 
|
 
|
 
|-
 
|-
−
|J1.166
+
| rowspan="5" |J1.166
−
|CLK1_N
+
| rowspan="5" |GPIO1_IO15
−
|CPU.CLK1_N
+
| rowspan="5" |CPU.GPIO1_IO15
−
|T23
+
| rowspan="5" |AB9
−
|
+
| rowspan="5" |NVCC_3V3
−
|D
+
| rowspan="5" |I/O
−
|
+
| rowspan="5" |
−
|
+
|ALT0
−
|
+
|GPIO1_IO15
 
|-
 
|-
−
|J1.168
+
|ALT1
−
|CLK1_P
+
|USB2_OTG_OC
−
|CPU.CLK1_P
 
−
|R23
 
−
|
 
−
|D
 
−
|
 
−
|
 
−
|
 
 
|-
 
|-
−
|J1.170
+
|ALT4
−
|USB2_RXN
+
|USDHC3_WP
−
|CPU.USB2_RX_N
+
(Configure register IOMUXC_USDHC3_WP_SELECT_INPUT for mode ALT4)
−
|B8
+
|-
−
|
+
|ALT5
−
|D
+
|PWM4_OUT
−
|
 
−
|
 
−
|
 
 
|-
 
|-
−
|J1.172
+
|ALT6
−
|USB2_RXP
+
|CCM_CLKO2
−
|CPU.USB2_RX_P
 
−
|A8
 
−
|
 
−
|D
 
−
|
 
−
|
 
−
|
 
 
|-
 
|-
−
|J1.174
+
| rowspan="4" |J1.168
−
|USB2_TXN
+
| rowspan="4" |GPIO1_IO07
−
|CPU.USB2_TX_N
+
| rowspan="4" |CPU.GPIO1_IO07
−
|B9
+
| rowspan="4" |AF11
−
|
+
| rowspan="4" |NVCC_3V3
−
|D
+
| rowspan="4" |I/O
−
|
+
| rowspan="4" |
−
|
+
|ALT0
−
|
+
|GPIO1_IO07
 
|-
 
|-
−
|J1.176
+
|ALT1
−
|USB2_TXP
+
|ENET1_MDIO
−
|CPU.USB2_TX_P
+
(Configure register IOMUXC_ENET1_MDIO_SELECT_INPUT for mode ALT1)
−
|A9
 
−
|
 
−
|D
 
−
|
 
−
|
 
−
|
 
 
|-
 
|-
−
|J1.178
+
|ALT5
−
|USB1_RXN
+
|USDHC1_WP
−
|CPU.USB1_RX_N
+
|-
−
|B12
+
|ALT6
−
|
+
|CCM_EXT_CLK4
−
|D
 
−
|
 
−
|
 
−
|
 
 
|-
 
|-
−
|J1.180
+
| rowspan="6" |J1.170
−
|USB1_RXP
+
| rowspan="6" |SAI1_TXD4
−
|CPU.USB1_RX_P
+
| rowspan="6" |CPU.SAI1_TXD4
−
|A12
+
| rowspan="6" |AG22
−
|
+
| rowspan="6" |NVCC_3V3
−
|D
+
| rowspan="6" |I/O
−
|
+
| rowspan="6" |Internally used for BOOT mode configuration:
−
|
+
 
−
|
+
can be pulled-up or down depending on
 +
 
 +
[[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 +
|ALT0
 +
|SAI1_TX_DATA4
 
|-
 
|-
−
|J1.182
+
|ALT1
−
|USB1_TXN
+
|SAI6_RX_BCLK
−
|CPU.USB1_TX_N
+
(Configure register IOMUXC_SAI6_RX_BCLK_SELECT_INPUT for mode ALT1)
−
|B13
 
−
|
 
−
|D
 
−
|
 
−
|
 
−
|
 
 
|-
 
|-
−
|J1.184
+
|ALT2
−
|USB1_TXP
+
|SAI6_TX_BCLK
−
|CPU.USB1_TX_P
+
(Configure register IOMUXC_SAI6_TX_BCLK_SELECT_INPUT for mode ALT2)
−
|A13
 
−
|
 
−
|D
 
−
|
 
−
|
 
−
|
 
 
|-
 
|-
−
|J1.186
+
|ALT4
−
|USB1_VBUS
+
|CORESIGHT_TRACE12
−
|CPU.USB1_VBUS
+
|-
−
|D14
+
|ALT5
−
| -
+
|GPIO4_IO16
−
|S
+
|-
−
|
+
|ALT6
−
|
+
|SRC_BOOT_CFG12
−
|
+
|-
−
|-
+
| rowspan="6" |J1.172
−
|J1.188
+
| rowspan="6" |SAI1_TXD5
−
|USB2_VBUS
+
| rowspan="6" |CPU.SAI1_TXD5
−
|CPU.USB2_VBUS
+
| rowspan="6" |AF22
−
|D9
+
| rowspan="6" |NVCC_3V3
−
| -
+
| rowspan="6" |I/O
−
|S
+
| rowspan="6" |Internally used for BOOT mode configuration:
−
|
+
 
−
|
+
can be pulled-up or down depending on
−
|
+
 
−
|-
+
[[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
−
|J1.190
+
|ALT0
−
|DGND
+
|SAI1_TX_DATA5
−
|DGND
+
|-
−
| -
+
|ALT1
−
|<nowiki>-</nowiki>
+
|SAI6_RX_DATA0
−
|G
+
(Configure register IOMUXC_SAI6_RX_DATA_SELECT_INPUT_0 for mode ALT1)
−
|
+
|-
−
|
+
|ALT2
−
|
+
|SAI6_TX_DATA0
−
|-
+
|-
−
|J1.192
+
|ALT4
−
|USB1_ID
+
|CORESIGHT_TRACE13
−
|CPU.USB1_ID
+
|-
−
|C14
+
|ALT5
−
|VDD_PHY_3V3
+
|GPIO4_IO17
−
|I
+
|-
−
|
+
|ALT6
−
|
+
|SRC_BOOT_CFG13
−
|
+
|-
−
|-
+
| rowspan="6" |J1.174
−
|J1.194
+
| rowspan="6" |SAI1_TXD6
−
|USB2_ID
+
| rowspan="6" |CPU.SAI1_TXD6
−
|CPU.USB2_ID
+
| rowspan="6" |AG23
−
|C9
+
| rowspan="6" |NVCC_3V3
−
|VDD_PHY_3V3
+
| rowspan="6" |I/O
 +
| rowspan="6" |Internally used for BOOT mode configuration:
 +
 
 +
can be pulled-up or down depending on
 +
 
 +
[[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 +
|ALT0
 +
|SAI1_TX_DATA6
 +
|-
 +
|ALT1
 +
|SAI6_RX_SYNC
 +
(Configure register IOMUXC_SAI6_RX_SYNC_SELECT_INPUT for mode ALT1)
 +
|-
 +
|ALT2
 +
|SAI6_TX_SYNC
 +
(Configure register IOMUXC_SAI6_TX_SYNC_SELECT_INPUT for mode ALT2)
 +
|-
 +
|ALT4
 +
|CORESIGHT_TRACE14
 +
|-
 +
|ALT5
 +
|GPIO4_IO18
 +
|-
 +
|ALT6
 +
|SRC_BOOT_CFG14
 +
|-
 +
| rowspan="6" |J1.176
 +
| rowspan="6" |SAI1_TXD7
 +
| rowspan="6" |CPU.SAI1_TXD7
 +
| rowspan="6" |AF23
 +
| rowspan="6" |NVCC_3V3
 +
| rowspan="6" |I/O
 +
| rowspan="6" |Internally used for BOOT mode configuration:
 +
 
 +
can be pulled-up or down depending on
 +
 
 +
[[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 +
|ALT0
 +
|SAI1_TX_DATA7
 +
|-
 +
|ALT1
 +
|SAI6_MCLK
 +
(Configure register IOMUXC_SAI6_MCLK_SELECT_INPUT for mode ALT1)
 +
|-
 +
|ALT3
 +
|PDM_CLK
 +
|-
 +
|ALT4
 +
|CORESIGHT_TRACE15
 +
|-
 +
|ALT5
 +
|GPIO4_IO19
 +
|-
 +
|ALT6
 +
|SRC_BOOT_CFG15
 +
|-
 +
| rowspan="7" |J1.178
 +
| rowspan="7" |SAI1_RXD7
 +
| rowspan="7" |CPU.SAI1_RXD7
 +
| rowspan="7" |AF19
 +
| rowspan="7" |NVCC_3V3
 +
| rowspan="7" |I/O
 +
| rowspan="7" |Internally used for BOOT mode configuration:
 +
 
 +
can be pulled-up or down depending on
 +
 
 +
[[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 +
|ALT0
 +
|SAI1_RX_DATA7
 +
|-
 +
|ALT1
 +
|SAI6_MCLK
 +
(Configure register IOMUXC_SAI6_MCLK_SELECT_INPUT for mode ALT1)
 +
|-
 +
|ALT2
 +
|SAI1_TX_SYNC
 +
(Configure register IOMUXC_SAI1_TX_SYNC_SELECT_INPUT for mode ALT2)
 +
|-
 +
|ALT3
 +
|SAI1_TX_DATA4
 +
|-
 +
|ALT4
 +
|CORESIGHT_TRACE7
 +
|-
 +
|ALT5
 +
|GPIO4_IO09
 +
|-
 +
|ALT6
 +
|SRC_BOOT_CFG7
 +
|-
 +
| rowspan="6" |J1.180
 +
| rowspan="6" |SAI1_RXD6
 +
| rowspan="6" |CPU.SAI1_RXD6
 +
| rowspan="6" |AG19
 +
| rowspan="6" |NVCC_3V3
 +
| rowspan="6" |I/O
 +
| rowspan="6" |Internally used for BOOT mode configuration:
 +
 
 +
can be pulled-up or down depending on
 +
 
 +
[[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 +
|ALT0
 +
|SAI1_RX_DATA6
 +
|-
 +
|ALT1
 +
|SAI6_TX_SYNC
 +
(Configure register IOMUXC_SAI6_TX_SYNC_SELECT_INPUT for mode ALT1)
 +
|-
 +
|ALT2
 +
|SAI6_RX_SYNC
 +
(Configure register IOMUXC_SAI6_RX_SYNC_SELECT_INPUT for mode ALT2)
 +
|-
 +
|ALT4
 +
|CORESIGHT_TRACE6
 +
|-
 +
|ALT5
 +
|GPIO4_IO08
 +
|-
 +
|ALT6
 +
|SRC_BOOT_CFG6
 +
|-
 +
| rowspan="7" |J1.182
 +
| rowspan="7" |SAI1_RXD5
 +
| rowspan="7" |CPU.SAI1_RXD5
 +
| rowspan="7" |AF18
 +
| rowspan="7" |NVCC_3V3
 +
| rowspan="7" |I/O
 +
| rowspan="7" |Internally used for BOOT mode configuration:
 +
 
 +
can be pulled-up or down depending on
 +
 
 +
[[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 +
|ALT0
 +
|SAI1_RX_DATA5
 +
|-
 +
|ALT1
 +
|SAI6_TX_DATA0
 +
|-
 +
|ALT2
 +
|SAI6_RX_DATA0
 +
(Configure register IOMUXC_SAI6_RX_DATA_SELECT_INPUT_0 for mode ALT2)
 +
|-
 +
|ALT3
 +
|SAI1_RX_SYNC
 +
(Configure register IOMUXC_SAI1_RX_SYNC_SELECT_INPUT for mode ALT3)
 +
|-
 +
|ALT4
 +
|CORESIGHT_TRACE5
 +
|-
 +
|ALT5
 +
|GPIO4_IO07
 +
|-
 +
|ALT6
 +
|SRC_BOOT_CFG
 +
|-
 +
| rowspan="6" |J1.184
 +
| rowspan="6" |SAI1_RXD4
 +
| rowspan="6" |CPU.SAI1_RXD4
 +
| rowspan="6" |AG18
 +
| rowspan="6" |NVCC_3V3
 +
| rowspan="6" |I/O
 +
| rowspan="6" |Internally used for BOOT mode configuration:
 +
 
 +
can be pulled-up or down depending on
 +
 
 +
[[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
 +
|ALT0
 +
|SAI1_RX_DATA4
 +
|-
 +
|ALT1
 +
|SAI1_RX_DATA4
 +
(Configure register IOMUXC_SAI6_TX_BCLK_SELECT_INPUT for mode ALT1)
 +
|-
 +
|ALT2
 +
|SAI6_RX_BCLK
 +
(Configure register IOMUXC_SAI6_RX_BCLK_SELECT_INPUT for mode ALT2)
 +
|-
 +
|ALT4
 +
|CORESIGHT_TRACE4
 +
|-
 +
|ALT5
 +
|GPIO4_IO06
 +
|-
 +
|ALT6
 +
|SRC_BOOT_CFG4
 +
|-
 +
|J1.186
 +
|USB1_VBUS
 +
|CPU.USB1_VBUS
 +
|F22
 +
|
 +
|S
 +
|Connected with 30K resistor on SOM.
 +
See IMX8MM datasheet for 5V tolerance info.
 +
|
 +
|
 +
|-
 +
|J1.188
 +
|USB2_VBUS
 +
|CPU.USB2_VBUS
 +
|F23
 +
|
 +
|S
 +
|Connected with 30K resistor on SOM.
 +
See IMX8MM datasheet for 5V tolerance info.
 +
|
 +
|
 +
|-
 +
|J1.190
 +
|DGND
 +
|DGND
 +
| -
 +
|<nowiki>-</nowiki>
 +
|G
 +
|
 +
|
 +
|
 +
|-
 +
|J1.192
 +
|USB1_ID
 +
|CPU.USB1_ID
 +
|D22
 +
|VDDA_1V8
 +
|I
 +
|
 +
|
 +
|
 +
|-
 +
|J1.194
 +
|USB2_ID
 +
|CPU.USB2_ID
 +
|D23
 +
|VDDA_1V8
 
|I
 
|I
 
|
 
|
Line 3,205: Line 3,606:
 
|USB1_DN
 
|USB1_DN
 
|CPU.USB1_DN
 
|CPU.USB1_DN
−
|B14
+
|A22
 
| -
 
| -
 
|D
 
|D
Line 3,215: Line 3,616:
 
|USB1_DP
 
|USB1_DP
 
|CPU.USB1_DP
 
|CPU.USB1_DP
−
|A14
+
|B22
 
| -
 
| -
 
|D
 
|D
Line 3,225: Line 3,626:
 
|USB2_DP
 
|USB2_DP
 
|CPU.USB2_DP
 
|CPU.USB2_DP
−
|A10
+
|B23
 
| -
 
| -
 
|D
 
|D
Line 3,235: Line 3,636:
 
|USB2_DN
 
|USB2_DN
 
|CPU.USB2_DN
 
|CPU.USB2_DN
−
|B10
+
|A23
 
| -
 
| -
 
|D
 
|D
Line 3,253: Line 3,654:
 
|-
 
|-
 
|}
 
|}
 +
'''(*)''' PMIC_PWRON can be used in two configuration: ''Embedded-like'' (default mounting option) or ''Tablet-like''. In the first case, the system reboots in case of PMIC_PWR_ON signal activity.
 +
 +
In the second case, the system will shut down waiting for a CPU_ONOFF signal raising (like a button-mode in a tablet) and the PMIC_PWRON Voltage domain is NVCC_SNVS_1V8
  
 +
Please contact [mailto:sales@dave.eu sales dept.] for more information
 
----
 
----
  
 
[[Category:MITO 8M Mini]]
 
[[Category:MITO 8M Mini]]
 
[[Category:MITO 8M Nano]]
 
[[Category:MITO 8M Nano]]

Latest revision as of 18:06, 27 December 2023

HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
History
Issue Date Notes

2021/10/11

First release
2023/10/26 Update pin information


Connectors and Pinout Table description[edit | edit source]

Connectors description[edit | edit source]

In the following table are described all available connectors integrated on MITO 8M Mini SOM:

Connector name Connector Type Notes Carrier board counterpart
J1 SODIMM edge connector 204 pin partially compatible with AXEL Lite SOM TE Connectivity 2-2013289-1

The dedicated carrier board must mount the mating connector and connect the desired peripheral interfaces according to MITO 8M Mini pinout specifications. See the images below for reference:

MITO 8M Mini/Nano TOP view
MITO 8M Mini/Nano BOTTOM view

Below a detailed description of the pinout, grouped in the following tables:

  • two tables (ODD and EVEN pins) that report the pin mapping of the 204-pin SO-DIMM edge

Pinout Table description[edit | edit source]

Each row in the pinout tables contains the following information:

Pin Reference to the connector pin
Pin Name Pin (signal) name on the MITO 8M Mini connectors
Internal
connections 		Connections to the components
  • CPU.<x> : pin connected to CPU pad (NXP iMX8MM)
  • PMIC.<x> : pin connected to the Power Manager IC (NXP PF8121)
  • LAN.<x> : pin connected to the LAN PHY (MICROCHIP KSZ9031RNX)
  • BRIDGE.<x>  : pin connected to the MIPI-to-LVDS bridge (TI SN65DSI84)
Ball/pin # Component ball/pin number connected to signal
Voltage I/O voltage levels
Type Pin type:
  • I = Input
  • O = Output
  • D = Differential
  • Z = High impedance
  • S = Power supply voltage
  • G = Ground
  • A = Analog signal
Notes Remarks on special pin characteristics
Pin MUX alternative functions Muxes:
  • Pin ALT-0
  • Pin ALT-1
  • Pin ALT-2
  • Pin ALT-3
  • Pin ALT-4
  • Pin ALT-5
  • Pin ALT-6
  • Pin ALT-7
  • Pin ALT-8

SODIMM J1 ODD pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage domain Type Notes Alternative Functions
J1.1 DGND DGND - - G
J1.3 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.5 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.7 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.9 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.11 DGND DGND - - G
J1.13 ETH0_LED1 LAN.LED1/PME_N1 17 NVCC_1V8 I/O Must be level translated if used @ 3V3

Internally pulled-up to 1.8V during bootstrap

J1.15 ETH0_LED2 LAN.LED2 15 NVCC_1V8 I/O Must be level translated if used @ 3V3

Internally pulled-up to 1.8V during bootstrap

J1.17 DGND DGND - - G
J1.19 ETH0_TXRX0_P LAN.TXRXP_A 2 - D
J1.21 ETH0_TXRX0_M LAN.TXRXM_A 3 - D
J1.23 ETH0_TXRX1_P LAN.TXRXP_B 5 - D
J1.25 ETH0_TXRX1_M LAN.TXRXM_B 6 - D
J1.27 ETH0_TXRX2_P LAN.TXRXP_C 7 - D
J1.29 ETH0_TXRX2_M LAN.TXRXM_C 8 - D
J1.31 ETH0_TXRX3_P LAN.TXRXP_D 10 - D
J1.33 ETH0_TXRX3_M LAN.TXRXM_D 11 - D
J1.35 DGND DGND - - G
J1.37 GPIO1_IO00 CPU.GPIO1_IO00 AG14 NVCC_3V3 I/O ALT0 GPIO1_IO00
ALT1 CCM_ENET_PHY_REF_CLK_ROOT
ALT5 CCM_REF_CLK_32K
ALT6 CCM_EXT_CLK1
J1.39 GPIO1_IO01 CPU.GPIO1_IO01 AF14 NVCC_3V3 I/O Internally used for ETH PHY reset, do not connect ALT0 GPIO1_IO01
ALT1 PWM1_OUT
ALT5 CCM_REF_CLK_24M
ALT6 CCM_EXT_CLK2
J1.41 SPDIF_EXT_CLK CPU.SPDIF_EXT_CLK AF8 NVCC_3V3 I/O ALT0 SPDIF1_EXT_CLK
ALT1 PWM1_OUT
ALT5 GPIO5_IO05
J1.43 GPIO1_IO13 CPU.GPIO1_IO13 AD9 NVCC_3V3 I/O ALT0 GPIO1_IO13
ALT1 USB1_OTG_OC
ALT5 PWM2_OUT
J1.45 GPIO1_IO11 CPU.GPIO1_IO11 AC10 NVCC_3V3 I/O Internally used for ETH CLK enable, do not connect ALT0 GPIO1_IO11
ALT1 USB1_OTG_ID
J1.47 ECSPI2_SCLK CPU.ECSPI2_SCLK E6 NVCC_3V3 I/O ALT0 ECSPI2_SCLK
ALT1 UART4_RX
ALT5 GPIO5_IO10
J1.49 ECSPI2_MOSI CPU.ECSPI2_MOSI B8 NVCC_3V3 I/O ALT0 ECSPI2_MOSI
ALT1 UART4_TX
ALT5 GPIO5_IO11
J1.51 GPIO1_IO08 CPU.GPIO1_IO08 AG10 NVCC_3V3 I/O ALT0 GPIO1_IO08
ALT1 ENET1_1588_EVENT0_IN
ALT5 USDHC2_RESET_B
J1.53 GPIO1_IO09 CPU.GPIO1_IO09 AF10 NVCC_3V3 I/O ALT0 GPIO1_IO09
ALT1 ENET1_1588_EVENT0_OUT
ALT4 USDHC3_RESET_B
ALT5 SDMA2_EXT_EVENT0
J1.55 ECSPI2_MISO CPU.ECSPI2_MISO A8 NVCC_3V3 I/O ALT0 ECSPI2_MISO
ALT1 UART4_CTS_B
ALT5 GPIO5_IO12
J1.57 DGND DGND - - G
J1.59 ECSPI2_SS0 CPU.ECSPI2_SS0 A6 NVCC_3V3 I/O ALT0 ECSPI2_SS0
ALT1 UART4_RTS_B

(Configure register IOMUXC_UART4_RTS_B_SELECT_INPUT for mode ALT1)

ALT5 GPIO5_IO13
J1.61 GPIO1_IO05 CPU.GPIO1_IO05 AF12 NVCC_3V3 I/O Internally used for MIPI-to-LVDS interrupt, do not connect

Pulled-up to NVCC_3V3

ALT0 GPIO1_IO05
ALT1 M4_NMI
ALT5 CCM_PMIC_READY
J1.63 SAI5_RXD0 CPU.SAI5_RXD0 AD18 NVCC_3V3 I/O ALT0 SAI5_RX_DATA0

( Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_0 for mode ALT0)

ALT1 SAI1_TX_DATA2
ALT4 PDM_BIT_STREAM0

(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_0 for mode ALT4)

ALT5 GPIO3_IO21
J1.65 SAI5_RXD1 CPU.SAI5_RXD1 AC14 NVCC_3V3 I/O ALT0 SAI5_RX_DATA1

(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_1 for mode ALT0)

ALT1 SAI1_TX_DATA3
ALT2 SAI1_TX_SYNC

(Configure register IOMUXC_SAI1_TX_SYNC_SELECT_INPUT for mode ALT2)

ALT3 SAI5_TX_SYNC

(Configure register IOMUXC_SAI5_TX_SYNC_SELECT_INPUT for mode ALT3)

ALT4 PDM_BIT_STREAM1

(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_1 for mode ALT4)

ALT5 GPIO3_IO22
J1.67 GPIO1_IO06 CPU.GPIO1_IO06 AG11 NVCC_3V3 I/O Internally used for MIPI-to-LVDS enable, do not connect ALT0 GPIO1_IO06
ALT1 ENET1_MDC
ALT5 USDHC1_CD_B
ALT6 CCM_EXT_CLK3
J1.69 SAI2_RXC CPU.SAI2_RXC AB22 NVCC_3V3 I/O ALT0 SAI2_RX_BCLK
ALT1 SAI5_TX_BCLK

(Configure register IOMUXC_SAI5_TX_BCLK_SELECT_INPUT for mode ALT1)

ALT4 UART1_RX
ALT5 GPIO4_IO22
J1.71 SAI2_RXFS CPU.SAI2_RXFS AC19 NVCC_3V3 I/O ALT0 SAI2_RX_SYNC
ALT1 SAI5_TX_SYNC

(Configure register IOMUXC_SAI5_TX_SYNC_SELECT_INPUT for mode ALT1)

ALT2 SAI5_TX_DATA1
ALT3 SAI2_RX_DATA1
ALT4 UART1_TX
ALT5 GPIO4_IO21
J1.73 DGND DGND - - G
J1.75 SD2_DATA0 CPU.SD2_DATA0 AB23 NVCC_3V3 I/O ALT0 USDHC2_DATA0
ALT5 GPIO2_IO15
J1.77 SD2_DATA1 CPU.SD2_DATA1 AB24 NVCC_3V3 I/O ALT0 USDHC2_DATA1
ALT5 GPIO2_IO16
J1.79 SD2_DATA2 CPU.SD2_DATA2 V24 NVCC_3V3 I/O ALT0 USDHC2_DATA2
ALT5 GPIO2_IO17
J1.81 SD2_DATA3 CPU.SD2_DATA03 V23 NVCC_3V3 I/O ALT0 USDHC2_DATA3
ALT5 GPIO2_IO18
J1.83 SD2_CMD CPU.SD2_CMD W24 NVCC_3V3 I/O ALT0 USDHC2_CMD
ALT5 GPIO2_IO14
J1.85 SD2_CLK CPU.SD2_CLK W23 NVCC_3V3 I/O ALT0 USDHC2_CLK
ALT5 GPIO2_IO13
J1.87 DGND DGND - - G
J1.89 UART3_TXD CPU.UART3_TXD D18 NVCC_3V3 I/O Internally pulled-up to NVCC_3V3 ALT0 UART3_TX
ALT1 UART1_RTS_B

(Configure register IOMUXC_UART1_RTS_B_SELECT_INPUT for mode ALT1)

ALT2 USDHC3_VSELECT
ALT5 GPIO5_IO27
J1.91 UART3_RXD CPU.UART3_RXD E18 NVCC_3V3 I/O ALT0 UART3_RX
ALT1 UART1_CTS_B
ALT2 USDHC3_RESET_B
ALT5 GPIO5_IO26
J1.93 UART1_TXD CPU.UART1_TXD F13 NVCC_3V3 I/O ALT0 UART1_TX
ALT1 ECSPI3_MOSI
ALT5 GPIO5_IO23
J1.95 UART1_RXD CPU.UART1_RXD E14 NVCC_3V3 I/O ALT0 UART1_RX
ALT1 ECSPI3_SCLK
ALT5 GPIO5_IO22
J1.97 SD2_WP CPU.SD2_WP AA27 NVCC_3V3 I/O ALT0 USDHC2_WP
ALT5 GPIO2_IO20
J1.99 SD2_RST_B CPU.SD2_RESET_B AB26 NVCC_3V3 I/O ALT0 USDHC2_RESET_B
ALT5 GPIO2_IO19
J1.101 I2C2_SCL CPU.I2C2_SCL D10 NVCC_3V3 I/O ALT0 I2C2_SCL
ALT1 ENET1_1588_EVENT1_IN
ALT2 USDHC3_CD_B

(Configure register IOMUXC_USDHC3_CD_B_SELECT_INPUT for mode ALT2)

ALT5 GPIO5_IO16
J1.103 I2C2_SDA CPU.I2C2_SDA D9 NVCC_3V3 I/O ALT0 I2C2_SDA
ALT1 ENET1_1588_EVENT1_OUT
ALT2 USDHC3_WP

(Configure register IOMUXC_USDHC3_WP_SELECT_INPUT for mode ALT2)

ALT5 GPIO5_IO17
J1.105 SAI1_RXD3 CPU.SAI1_RXD3 AF17 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_RX_DATA3
ALT1 SAI5_RX_DATA3

(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_3 for mode ALT1)

ALT3 PDM_BIT_STREAM3

(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_3 for mode ALT3)

ALT4 CORESIGHT_TRACE3
ALT5 GPIO4_IO05
ALT6 SRC_BOOT_CFG3
J1.107 SAI1_TXD3 CPU.SAI1_TXD3 AF21 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_TX_DATA3
ALT1 SAI5_TX_DATA3
ALT4 CORESIGHT_TRACE11
ALT5 GPIO4_IO15
ALT6 SRC_BOOT_CFG11
J1.109 DGND DGND - - G
J1.111 SAI1_TXFS CPU.SAI1_TXFS AB19 NVCC_3V3 I/O ALT0 SAI1_TX_SYNC

(Configure register IOMUXC_SAI1_TX_SYNC_SELECT_INPUT for mode ALT0)

ALT1 SAI5_TX_SYNC

(Configure register IOMUXC_SAI5_TX_SYNC_SELECT_INPUT for mode ALT1)

ALT4 CORESIGHT_EVENTO
ALT5 GPIO4_IO10
J1.113 SAI1_TXC CPU.SAI1_TXC AC18 NVCC_3V3 I/O ALT0 SAI1_TX_BCLK

(Configure register IOMUXC_SAI1_TX_BCLK_SELECT_INPUT for mode ALT0)

ALT1 SAI5_TX_BCLK

(Configure register IOMUXC_SAI5_TX_BCLK_SELECT_INPUT for mode ALT1)

ALT4 CORESIGHT_EVENTI
ALT5 GPIO4_IO11
J1.115 SAI1_TXD0 CPU.SAI1_TXD0 AG20 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_TX_DATA0
ALT1 SAI5_TX_DATA0
ALT4 CORESIGHT_TRACE8
ALT5 GPIO4_IO12
ALT6 SRC_BOOT_CFG8
J1.117 SAI1_TXD1 CPU.SAI1_TXD1 AF20 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_TX_DATA1
ALT1 SAI5_TX_DATA1
ALT4 CORESIGHT_TRACE9
ALT5 GPIO4_IO13
ALT6 SRC_BOOT_CFG9
J1.119 SAI1_TXD2 CPU.SAI1_TXD2 AG21 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_TX_DATA2
ALT1 SAI5_TX_DATA2
ALT4 CORESIGHT_TRACE10
ALT5 GPIO4_IO14
ALT6 SRC_BOOT_CFG10
J1.121 SAI1_RXFS CPU.SAI1_RXFS AG16 NVCC_3V3 I/O ALT0 SAI1_RX_SYNC

(Configure register IOMUXC_SAI1_RX_SYNC_SELECT_INPUT for mode ALT0)

ALT1 SAI5_RX_SYNC

(Configure register IOMUXC_SAI5_RX_SYNC_SELECT_INPUT for mode ALT1)

ALT4 CORESIGHT_TRACE_CLK
ALT5 GPIO4_IO00
J1.123 SAI1_RXC CPU.SAI1_RXC AF16 NVCC_3V3 I/O ALT0 SAI1_RX_BCLK
ALT1 SAI5_RX_BCLK

(Configure register IOMUXC_SAI5_RX_BCLK_SELECT_INPUT for mode ALT1)

ALT4 CORESIGHT_TRACE_CTL
ALT5 GPIO4_IO01
J1.125 SAI1_RXD0 CPU.SAI1_RXD0 AG15 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_RX_DATA0
ALT1 SAI5_RX_DATA0

(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_0 for mode ALT1)

ALT2 SAI1_TX_DATA1
ALT3 PDM_BIT_STREAM0

(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_0 for mode ALT3)

ALT4 CORESIGHT_TRACE0
ALT5 GPIO4_IO02
ALT6 SRC_BOOT_CFG0
J1.127 SAI1_RXD1 CPU.SAI1_RXD1 AF15 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_RX_DATA1
ALT1 SAI5_RX_DATA1

(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_1 for mode ALT1)

ALT3 PDM_BIT_STREAM1

(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_1 for mode ALT3)

ALT4 CORESIGHT_TRACE1
ALT5 GPIO4_IO03
ALT6 SRC_BOOT_CFG1
J1.129 SAI1_RXD2 CPU.SAI1_RXD2 AG17 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_RX_DATA2
ALT1 SAI5_RX_DATA2

(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_2 for mode ALT1)

ALT3 PDM_BIT_STREAM2

(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_2 for mode ALT3)

ALT4 CORESIGHT_TRACE2
ALT5 GPIO4_IO04
ALT6 SRC_BOOT_CFG2
J1.131 DGND DGND - - G
J1.133 LVDS0_CLK_N BRIDGE.A_CLKN F9 - D Depending on MITO 8M Mini SOM P/N composition
J1.133 DSI_CLK_N CPU.MIPI_DSI_CLK_N A11 - D Depending on MITO 8M Mini SOM P/N composition
J1.135 LVDS0_CLK_P BRIDGE.A_CLKP F8 - D Depending on MITO 8M Mini SOM P/N composition
J1.135 DSI_CLK_P CPU.MIPI_ B11 - D Depending on MITO 8M Mini SOM P/N composition
J1.137 LVDS0_TX0_N BRIDGE.A_Y0N C9 - D Depending on MITO 8M Mini SOM P/N composition
J1.137 DSI_D0_N CPU.MIPI_DSI_D0_N A9 - D Depending on MITO 8M Mini SOM P/N composition
J1.139 LVDS0_TX0_P BRIDGE.A_Y0P C8 - D Depending on MITO 8M Mini SOM P/N composition
J1.139 DSI_D0_P CPU.MIPI_DSI_D0_P B9 - D Depending on MITO 8M Mini SOM P/N composition
J1.141 LVDS0_TX1_N BRIDGE.A_Y1N D9 - D Depending on MITO 8M Mini SOM P/N composition
J1.141 DSI_D1_N CPU.MIPI_DSI_D1_N A10 - D Depending on MITO 8M Mini SOM P/N composition
J1.143 LVDS0_TX1_P BRIDGE.A_Y1P D8 - D Depending on MITO 8M Mini SOM P/N composition
J1.143 DSI_D1_P CPU.MIPI_DSI_D1_P B10 - D Depending on MITO 8M Mini SOM P/N composition
J1.145 LVDS0_TX2_N BRIDGE.A_Y2N E9 - D Depending on MITO 8M Mini SOM P/N composition
J1.145 DSI_D2_N CPU.MIPI_DSI_D2_N A12 - D Depending on MITO 8M Mini SOM P/N composition
J1.147 LVDS0_TX2_P BRIDGE.A_Y2P E8 - D Depending on MITO 8M Mini SOM P/N composition
J1.147 DSI_D2_P CPU.MIPI_DSI_D2_P B12 - D Depending on MITO 8M Mini SOM P/N composition
J1.149 LVDS0_TX3_N BRIDGE.A_Y3N G9 - D Depending on MITO 8M Mini SOM P/N composition
J1.149 DSI_D3_N CPU.MIPI_DSI_D3_N A13 - D Depending on MITO 8M Mini SOM P/N composition
J1.151 LVDS0_TX3_P BRIDGE.A_Y3P G8 - D Depending on MITO 8M Mini SOM P/N composition
J1.151 DSI_D3_P CPU.MIPI_DSI_D3_P B13 - D Depending on MITO 8M Mini SOM P/N composition
J1.153 DGND DGND - - G
J1.155 LVDS1_CLK_N BRIDGE.B_CLKN A6 - D
J1.157 LVDS1_CLK_P BRIDGE.B_CLKP B6 - D
J1.159 LVDS1_TX0_N BRIDGE.B_Y0N A3 - D
J1.161 LVDS1_TX0_P BRIDGE.B_Y0P B3 - D
J1.163 LVDS1_TX1_N BRIDGE.B_Y1N A4 - D
J1.165 LVDS1_TX1_P BRIDGE.B_Y1P B4 - D
J1.167 LVDS1_TX2_N BRIDGE.B_Y2N A5 - D
J1.169 LVDS1_TX2_P BRIDGE.B_Y2P B5 - D
J1.171 LVDS1_TX3_N BRIDGE.B_Y3N A7 - D
J1.173 LVDS1_TX3_P BRIDGE.B_Y3P B7 - D
J1.175 DGND DGND - - G
J1.177 SD2_CD_B CPU.SD2_CD_B AA26 NVCC_3V3 I/O ALT0 USDHC2_CD_B
ALT5 GPIO2_IO12
J1.179 ECSPI1_SS0 CPU.ECSPI1_SS0 B6 NVCC_3V3 I/O ALT0 ECSPI1_SS0
ALT1 UART3_RTS_B

(Configure register IOMUXC_UART3_RTS_B_SELECT_INPUT for mode ALT1)

ALT5 GPIO5_IO09
J1.181 ECSPI1_SCLK CPU.ECSPI1_SCLK D6 NVCC_3V3 I/O ALT0 ECSPI1_SCLK
ALT1 UART3_RX
ALT5 GPIO5_IO06
J1.183 ECSPI1_MISO CPU.ECSPI1_MISO A7 NVCC_3V3 I/O ALT0 ECSPI1_MISO
ALT1 UART3_CTS_B
ALT5 GPIO5_IO08
J1.185 GPIO1_IO03 CPU.GPIO1_IO03 AF13 NVCC_3V3 I/O Internally used for PMIC interrupt, do not connect

Pulled-up to NVCC_3V3

ALT0 GPIO1_IO03
ALT1 USDHC1_VSELECT
ALT5 SDMA1_EXT_EVENT0
J1.187 UART2_TXD CPU.UART2_TXD E15 NVCC_3V3 I/O used as default Linux console ALT0 UART2_TX
ALT1 ECSPI3_SS0
ALT5 GPIO5_IO25
J1.189 UART2_RXD CPU.UART2_RXD F15 NVCC_3V3 I/O used as default Linux console ALT0 UART2_RXD
ALT1 ECSPI3_MISO
ALT5 GPIO5_IO24
J1.191 UART4_TXD CPU.UART4_TXD F18 NVCC_3V3 I/O ALT0 UART4_TX
ALT1 UART2_RTS_B

(Configure register IOMUXC_UART2_RTS_B_SELECT_INPUT for mode ALT1)

ALT5 GPIO5_IO29
J1.193 UART4_RXD CPU.UART4_RXD F19 NVCC_3V3 I/O ALT0 UART4_RX
ALT1 UART2_CTS_B
ALT2 PCIE1_CLKREQ_B

(Configure register IOMUXC_PCIE1_CLKREQ_B_SELECT_INPUT for mode ALT2)

ALT5 GPIO5_IO28
J1.195 ECSPI1_MOSI CPU.ECSPI1_MOSI B7 NVCC_3V3 I/O ALT0 ECSPI1_MOSI
ALT1 UART3_TX
ALT5 GPIO5_IO07
J1.197 GPIO1_IO14 CPU.GPIO1_IO14 AC9 NVCC_3V3 I/O ALT0 GPIO1_IO14
ALT1 USB2_OTG_PWR
ALT4 USDHC3_CD_B

(Configure register IOMUXC_USDHC3_CD_B_SELECT_INPUT for mode ALT4)

ALT5 PWM3_OUT
ALT6 CCM_CLKO1
J1.199 GPIO1_IO04 CPU.GPIO1_IO04 AG12 NVCC_3V3 I/O ALT0 GPIO1_IO04
ALT1 USDHC2_VSELECT
ALT5 SDMA1_EXT_EVENT1
J1.201 GPIO1_IO12 CPU.GPIO1_IO12 AB10 NVCC_3V3 I/O ALT0 GPIO1_IO12
ALT1 USB1_OTG_PWR
ALT5 SDMA2_EXT_EVENT1
J1.203 DGND DGND - - G

SODIMM J1 EVEN pins declaration[edit | edit source]

Pin Pin Name Internal Connections Ball/pin # Voltage domain Type Notes Alternative Functions
J1.2 DGND DGND - - G
J1.4 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.6 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.8 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.10 3.3VIN INPUT VOLTAGE - 3.3VIN S
J1.12 DGND DGND - - G
J1.14 PMIC_LICELL PMIC.LICELL 46 - S
J1.16 CPU_ONOFF CPU.ONOFF A25 NVCC_SNVS_1V8 I internal pull-up 100k to NVCC_SNVS_1V8
J1.18 BOARD_PGOOD - - NVCC_3V3 O
J1.20 BOOT_MODE_SEL BOOT MODE SELECTION - NVCC_3V3 I internal pull-up to NVCC_3V3
J1.22 CPU_PORn CPU.POR_B

PMIC.RESET_MCU

B24

21

NVCC_SNVS_1V8 I/O internal pull-up 100k to NVCC_SNVS_1V8
J1.24 PMIC_PWRON PMIC.PWRON 22 (*) 3.3VIN I internal pull-up 100k to VIN

(*) default as Embedded power mode

J1.26 SAI3_RXC CPU.SAI3_RXC AG7 NVCC_3V3 I/O ALT0 SAI3_RX_BCLK
ALT1 GPT1_CLK
ALT2 SAI5_RX_BCLK

(Configure register IOMUXC_SAI5_RX_BCLK_SELECT_INPUT for mode ALT2)

ALT4 UART2_CTS_B
ALT5 GPIO4_IO29
J1.28 GPIO1_IO02 CPU.GPIO1_IO02 AG13 NVCC_3V3 I/O Internally used for PMIC WDI, do not connect ALT0 GPIO1_IO02
ALT1 WDOG1_WDOG_B
ALT5 WDOG1_WDOG_ANY
ALT7 SJC_DE_B
J1.30 DGND DGND - - G
J1.32 SAI3_RXD CPU.SAI3_RXD AF7 NVCC_3V3 I/O ALT0 SAI3_RX_DATA0
ALT1 GPT1_COMPARE1
ALT2 SAI5_RX_DATA0

(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_0 for mode ALT2)

ALT4 UART2_RTS_B

(Configure register IOMUXC_UART2_RTS_B_SELECT_INPUT for mode ALT4)

ALT5 GPIO4_IO30
J1.34 SAI2_MCLK CPU.SAI2_MCLK AD19 NVCC_3V3 I/O ALT0 SAI2_MCLK
ALT1 SAI5_MCLK

(Configure register IOMUXC_SAI5_MCLK_SELECT_INPUT for mode ALT1)

ALT5 GPIO4_IO27
J1.36 SAI3_RXFS CPU.SAI3_RXFS AG8 NVCC_3V3 I/O ALT0 SAI3_RX_SYNC
ALT1 GPT1_CAPTURE1
ALT2 SAI5_RX_SYNC

(Configure register IOMUXC_SAI5_RX_SYNC_SELECT_INPUT for mode ALT2)

ALT3 SAI3_RX_DATA1
ALT5 GPIO4_IO28
J1.38 I2C3_SCL CPU.I2C3_SCL E10 NVCC_3V3 I/O ALT0 I2C3_SCL
ALT1 PWM4_OUT
ALT2 GPT2_CLK
ALT5 GPIO5_IO18
J1.40 SAI3_TXFS CPU.SAI3_TXFS AC6 NVCC_3V3 I/O ALT0 SAI3_TX_SYNC
ALT1 GPT1_CAPTURE2
ALT2 SAI5_RX_DATA1

(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_1 for mode ALT2)

ALT3 SAI3_TX_DATA1
ALT4 UART2_RX
ALT5 GPIO4_IO31
J1.42 SPDIF_RX CPU.SPDIF_RX AG9 NVCC_3V3 I/O ALT0 SPDIF1_IN
ALT1 PWM2_OUT
ALT5 GPIO5_IO04
J1.44 SPDIF_TX CPU.SPDIF_TX AF9 NVCC_3V3 I/O ALT0 SPDIF1_OUT
ALT1 PWM3_OUT
ALT5 GPIO5_IO03
J1.46 SAI3_MCLK CPU.SAI3_MCLK AD6 NVCC_3V3 I/O ALT0 SAI3_MCLK
ALT1 PWM4_OUT
ALT2 SAI5_MCLK

(Configure register IOMUXC_SAI5_MCLK_SELECT_INPUT for mode ALT2)

ALT5 GPIO5_IO02
J1.48 I2C3_SDA CPU.I2C3_SDA F10 NVCC_3V3 I/O ALT0 I2C3_SDA
ALT1 PWM3_OUT
ALT2 GPT3_CLK
ALT5 GPIO5_IO19
J1.50 SAI3_TXC CPU.SAI3_TXC AG6 NVCC_3V3 I/O ALT0 SAI3_TX_BCLK
ALT1 GPT1_COMPARE2
ALT2 SAI5_RX_DATA2

(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_2 for mode ALT2)

ALT4 UART2_TX
ALT5 GPIO5_IO00
J1.52 SAI3_TXD CPU.SAI3_TXD AF6 NVCC_3V3 I/O ALT0 SAI3_TX_DATA0
ALT1 GPT1_COMPARE3
ALT2 SAI5_RX_DATA3

(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_3 for mode ALT2)

ALT5 GPIO5_IO01
J1.54 SAI1_MCLK CPU.SAI1_MCLK AB18 NVCC_3V3 I/O ALT0 SAI1_MCLK
ALT1 SAI5_MCLK

(Configure register IOMUXC_SAI5_MCLK_SELECT_INPUT for mode ALT1)

ALT2 SAI1_TX_BCLK

(Configure register IOMUXC_SAI1_TX_BCLK_SELECT_INPUT for mode ALT2)

ALT3 PDM_CLK
ALT5 GPIO4_IO20
J1.56 DGND DGND - - G
J1.58 SAI5_MCLK CPU.SAI5_MCLK AD15 NVCC_3V3 I/O ALT0 SAI5_MCLK

(Configure register IOMUXC_SAI5_MCLK_SELECT_INPUT for mode ALT0)

ALT1 SAI1_TX_BCLK

(Configure register IOMUXC_SAI1_TX_BCLK_SELECT_INPUT for mode ALT1)

ALT5 GPIO3_IO25
J1.60 GPIO1_IO10 CPU.GPIO1_IO10 AD10 NVCC_3V3 I/O Internally used for ETH PHY interrupt, do not connect ALT0 GPIO1_IO10
ALT1 USB1_OTG_ID
J1.62 SAI5_RXFS CPU.SAI5_RXFS AB15 NVCC_3V3 I/O ALT0 SAI5_RX_SYNC

(Configure register IOMUXC_SAI5_RX_SYNC_SELECT_INPUT for mode ALT0)

ALT1 SAI1_TX_DATA0
ALT5 GPIO3_IO19
J1.64 SAI5_RXC CPU.SAI5_RXC AC15 NVCC_3V3 I/O ALT0 SAI5_RX_BCLK

(Configure register IOMUXC_SAI5_RX_BCLK_SELECT_INPUT for mode ALT0)

ALT1 SAI1_TX_DATA1
ALT4 PDM_CLK
ALT5 GPIO3_IO20
J1.66 SAI2_TXC CPU.SAI2_TXC AD22 NVCC_3V3 I/O ALT0 SAI2_TX_BCLK
ALT1 SAI5_TX_DATA2
ALT5 GPIO4_IO25
J1.68 SAI2_TXD0 CPU.SAI2_TXD0 AC22 NVCC_3V3 I/O ALT0 SAI2_TX_DATA0
ALT1 SAI5_TX_DATA3
ALT5 GPIO4_IO26
J1.70 SAI2_TXFS CPU.SAI2_TXFS AD23 NVCC_3V3 I/O ALT0 SAI2_TX_SYNC
ALT1 SAI5_TX_DATA1
ALT3 SAI2_TX_DATA1
ALT4 UART1_CTS_B
ALT5 GPIO4_IO24
J1.72 SAI2_RXD0 CPU.SAI2_RXD0 AC24 NVCC_3V3 I/O ALT0 SAI2_RX_DATA0
ALT1 SAI5_TX_DATA0
ALT4 UART1_RTS_B

(Configure register IOMUXC_UART1_RTS_B_SELECT_INPUT for mode ALT4)

ALT5 GPIO4_IO23
J1.74 I2C4_SDA CPU.I2C4_SDA E13 NVCC_3V3 I/O ALT0 I2C4_SDA
ALT1 PWM1_OUT
ALT5 GPIO5_IO21
J1.76 I2C4_SCL CPU.I2C4_SCL D13 NVCC_3V3 I/O ALT0 I2C4_SCL
ALT1 PWM2_OUT
ALT2 PCIE1_CLKREQ_B

(Configure register IOMUXC_PCIE1_CLKREQ_B_SELECT_INPUT for mode ALT2)

ALT5 GPIO5_IO20
J1.78 SAI5_RXD2 CPU.SAI5_RXD2 AD13 NVCC_3V3 I/O ALT0 SAI5_RX_DATA2

(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_2 for mode ALT0)

ALT1 SAI1_TX_DATA4
ALT2 SAI1_TX_SYNC

(Configure register IOMUXC_SAI1_TX_SYNC_SELECT_INPUT for mode ALT2)

ALT3 SAI5_TX_BCLK

(Configure register IOMUXC_SAI5_TX_BCLK_SELECT_INPUT for mode ALT3)

ALT4 PDM_BIT_STREAM2

(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_2 for mode ALT4)

ALT5 GPIO3_IO23
J1.80 SAI5_RXD3 CPU.SAI5_RXD3 AC13 NVCC_3V3 I/O ALT0 SAI5_RX_DATA3

(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_3 for mode ALT0)

ALT1 SAI1_TX_DATA5
ALT2 SAI1_TX_SYNC

(Configure register IOMUXC_SAI1_TX_SYNC_SELECT_INPUT for mode ALT2)

ALT3 SAI5_TX_DATA0
ALT4 PDM_BIT_STREAM3

(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_3 for mode ALT4)

ALT5 GPIO3_IO24
J1.82 DGND DGND - - G
J1.84 PCIE1_REF_CLKN CPU.PCIE_REF_CLK_N A21 VDDA_1V8 D
J1.86 PCIE1_REF_CLKP CPU.PCIE_REF_CLK_P B21 VDDA_1V8 D
J1.88 CLKIN1 CPU.CLKIN1 H27 NVCC_3V3 I
J1.90 CLKIN2 CPU.CLKIN2 J27 NVCC_3V3 I
J1.92 PCIE1_RXN CPU.PCIE_RXN_N A19 VDDA_1V8 D
J1.94 PCIE1_RXP CPU.PCIE_RXN_P B19 VDDA_1V8 D
J1.96 PCIE1_TXN CPU.PCIE_TXN_N A20 VDDA_1V8 D
J1.98 PCIE1_TXP CPU.PCIE_TXN_P B20 VDDA_1V8 D
J1.100 DGND DGND - - G
J1.102 CSI_P1_CKN CPU.MIPI_CSI_CLK_N A16 - D
J1.104 CSI_P1_CKP CPU.MIPI_CSI_CLK_P B16 - D
J1.106 CSI_P1_DN0 CPU.MIPI_CSI_D0_N A14 - D
J1.108 CSI_P1_DP0 CPU.MIPI_CSI_D0_P B14 - D
J1.110 CSI_P1_DN1 CPU.MIPI_CSI_D1_N A15 - D
J1.112 CSI_P1_DP1 CPU.MIPI_CSI_D1_P B15 - D
J1.114 CSI_P1_DN2 CPU.MIPI_CSI_D2_N A17 - D
J1.116 CSI_P1_DP2 CPU.MIPI_CSI_D2_P B17 - D
J1.118 CSI_P1_DN3 CPU.MIPI_CSI_D3_N A18 - D
J1.120 CSI_P1_DP3 CPU.MIPI_CSI_D3_P B18 - D
J1.122 DGND DGND - - G
J1.124

(NAND on board)

NAND_DQS CPU.NAND_DQS R22 NVCC_3V3 I/O Internally used for NAND, do not connect
J1.124

(eMMC on board)

NAND_DQS CPU.NAND_DQS R22 NVCC_3V3 I/O ALT0 RAWNAND_DQS
ALT1 QSPI_A_DQS
ALT5 GPIO3_IO14
J1.126

(NAND on board)

NAND_ALE CPU.NAND_ALE N22 NVCC_3V3 I/O Internally used for NAND, do not connect
J1.126

(eMMC on board)

NAND_ALE CPU.NAND_ALE N22 NVCC_3V3 I/O ALT0 RAWNAND_ALE
ALT1 QSPI_A_SCLK
ALT5 GPIO3_IO00
J1.128

(NAND on board)

SD1_CLK CPU.SD1_CLK V26 NVCC_3V3

(NVCC_1V8 on request)

I/O ALT0 USDHC1_CLK
ALT5 GPIO2_IO00
J1.128

(eMMC on board)

NAND_CE0_B CPU.NAND_CE0_B N24 NVCC_3V3 I/O ALT0 RAWNAND_CE0_B
ALT1 QSPI_A_SS0_B
ALT5 GPIO3_IO01
J1.130

(NAND on board)

SD1_CMD CPU.SD1_CMD V27 NVCC_3V3

(NVCC_1V8 on request)

I/O ALT0 USDHC1_CMD
ALT5 GPIO2_IO01
J1.130

(eMMC on board)

NAND_CE1_B CPU.NAND_CE1_B P27 NVCC_3V3 I/O ALT0 RAWNAND_CE1_B
ALT1 QSPI_A_SS1_B
ALT2 USDHC3_STROBE
ALT5 GPIO3_IO02
J1.132

(NAND on board)

SD1_RST_B CPU.SD1_RST_B R23 NVCC_3V3

(NVCC_1V8 on request)

I/O ALT0 USDHC1_RESET_B
ALT5 GPIO2_IO10
J1.132

(eMMC on board)

NAND_CE2_B CPU.NAND_CE2_B M27 NVCC_3V3 I/O ALT0 RAWNAND_CE2_B
ALT1 QSPI_B_SS0_B
ALT2 USDHC3_DATA5
ALT5 GPIO3_IO03
J1.134

(NAND on board)

SD1_STROBE CPU.SD1_STROBE R24 NVCC_3V3

(NVCC_1V8 on request)

I/O ALT0 USDHC1_STROBE
ALT5 GPIO2_IO11
J1.134

(eMMC on board)

NAND_CE3_B CPU.NAND_CE3_B L27 NVCC_3V3 I/O ALT0 RAWNAND_CE3_B
ALT1 QSPI_B_SS1_B
ALT2 USDHC3_DATA6
ALT5 GPIO3_IO034
J1.136

(NAND on board)

NAND_CLE CPU.NAND_CLE K27 NVCC_3V3 I/O Internally used for NAND, do not connect
J1.136

(eMMC on board)

NAND_CLE CPU.NAND_CLE K27 NVCC_3V3 I/O ALT0 RAWNAND_CLE
ALT1 QSPI_B_SCLK
ALT2 USDHC3_DATA7
ALT5 GPIO3_IO05
J1.138

(NAND on board)

SD1_DATA0 CPU.SD1_DATA0 Y27 NVCC_3V3

(NVCC_1V8 on request)

I/O ALT0 USDHC1_DATA0
ALT5 GPIO2_IO02
J1.138

(eMMC on board)

NAND_DATA00 CPU.NAND_DATA00 P23 NVCC_3V3 I/O ALT0 RAWNAND_DATA00
ALT1 QSPI_A_DATA0
ALT5 GPIO3_IO06
J1.140

(NAND on board)

SD1_DATA1 CPU.SD1_DATA1 Y26 NVCC_3V3

(NVCC_1V8 on request)

I/O ALT0 USDHC1_DATA1
ALT5 GPIO2_IO0
J1.140

(eMMC on board)

NAND_DATA01 CPU.NAND_DATA01 K24 NVCC_3V3 I/O ALT0 RAWNAND_DATA01
ALT1 QSPI_A_DATA1
ALT5 GPIO3_IO07
J1.142

(NAND on board)

SD1_DATA2 CPU.SD1_DATA2 T27 NVCC_3V3

(NVCC_1V8 on request)

I/O ALT0 USDHC1_DATA2
ALT5 GPIO2_IO04
J1.142

(eMMC on board)

NAND_DATA02 CPU.NAND_DATA02 K23 NVCC_3V3 I/O ALT0 RAWNAND_DATA02
ALT1 QSPI_A_DATA2
ALT2 USDHC3_CD_B

(Configure register IOMUXC_USDHC3_CD_B_SELECT_INPUT for mode ALT2)

ALT5 GPIO3_IO08
J1.144

(NAND on board)

SD1_DATA3 CPU.SD1_DATA3 T26 NVCC_3V3

(NVCC_1V8 on request)

I/O ALT0 USDHC1_DATA3
ALT5 GPIO2_IO05
J1.144

(eMMC on board)

NAND_DATA03 CPU.NAND_DATA03 N23 NVCC_3V3 I/O ALT0 RAWNAND_DATA03
ALT1 QSPI_A_DATA3
ALT2 USDHC3_WP

(Configure register IOMUXC_USDHC3_WP_SELECT_INPUT for mode ALT2)

ALT5 GPIO3_IO09
J1.146 DGND DGND - - G
J1.148

(NAND on board)

SD1_DATA4 CPU.SD1_DATA4 U27 NVCC_3V3

(NVCC_1V8 on request)

I/O ALT0 USDHC1_DATA4
ALT5 GPIO2_IO06
J1.148

(eMMC on board)

NAND_DATA04 CPU.NAND_DATA04 M26 NVCC_3V3 I/O ALT0 RAWNAND_DATA04
ALT1 QSPI_B_DATA0
ALT2 USDHC3_DATA0
ALT5 GPIO3_IO10
J1.150

(NAND on board)

SD1_DATA5 CPU.SD1_DATA5 U26 NVCC_3V3

(NVCC_1V8 on request)

I/O ALT0 USDHC1_DATA5
ALT5 GPIO2_IO07
J1.150

(eMMC on board)

NAND_DATA05 CPU.NAND_DATA05 L26 NVCC_3V3 I/O ALT0 RAWNAND_DATA05
ALT1 QSPI_B_DATA1
ALT2 USDHC3_DATA1
ALT5 GPIO3_IO11
J1.152

(NAND on board)

SD1_DATA6 CPU.SD1_DATA6 W27 NVCC_3V3

(NVCC_1V8 on request)

I/O ALT0 USDHC1_DATA6
ALT5 GPIO2_IO08
J1.152

(eMMC on board)

NAND_DATA06 CPU.NAND_DATA06 K26 NVCC_3V3 I/O ALT0 RAWNAND_DATA06
ALT1 QSPI_B_DATA2
ALT2 USDHC3_DATA2
ALT5 GPIO3_IO12
J1.154

(NAND on board)

SD1_DATA7 CPU.SD1_DATA7 W26 NVCC_3V3

(NVCC_1V8 on request)

I/O ALT0 USDHC1_DATA7
ALT5 GPIO2_IO09
J1.154

(eMMC on board)

NAND_DATA07 CPU.NAND_DATA07 N26 NVCC_3V3 I/O ALT0 RAWNAND_DATA07
ALT1 QSPI_B_DATA3
ALT2 USDHC3_DATA3
ALT5 GPIO3_IO13
J1.156

(NAND on board)

NAND_RE_B CPU.NAND_RE_B N27 NVCC_3V3 I/O Internally used for NAND, do not connect
J1.156

(eMMC on board)

NAND_RE_B CPU.NAND_RE_B N27 NVCC_3V3 I/O ALT0 RAWNAND_RE_B
ALT1 QSPI_B_DQS
ALT2 USDHC3_DATA4
ALT5 GPIO3_IO15
J1.158

(NAND on board)

NAND_READY_B CPU.NAND_READY_B P26 NVCC_3V3 I/O Internally used for NAND, do not connect
J1.158

(eMMC on board)

NAND_READY_B CPU.NAND_READY_B P26 NVCC_3V3 I/O ALT0 RAWNAND_READY_B
ALT2 USDHC3_RESET_B
ALT5 GPIO3_IO16
J1.160

(NAND on board)

NAND_WE_B CPU.NAND_WE_B R26 NVCC_3V3 I/O Internally used for NAND, do not connect
J1.160

(eMMC on board)

NAND_WE_B CPU.NAND_WE_B R26 NVCC_3V3 I/O ALT0 RAWNAND_WE_B
ALT2 USDHC3_CLK
ALT5 GPIO3_IO17
J1.162

(NAND on board)

NAND_WP_B CPU.NAND_WP_B R27 NVCC_3V3 I/O Internally used for NAND, do not connect
J1.162

(eMMC on board)

NAND_WP_B CPU.NAND_WP_B R27 NVCC_3V3 I/O ALT0 RAWNAND_WP_B
ALT2 USDHC3_CMD
ALT5 GPIO3_IO18
J1.164 DGND DGND - - G
J1.166 GPIO1_IO15 CPU.GPIO1_IO15 AB9 NVCC_3V3 I/O ALT0 GPIO1_IO15
ALT1 USB2_OTG_OC
ALT4 USDHC3_WP

(Configure register IOMUXC_USDHC3_WP_SELECT_INPUT for mode ALT4)

ALT5 PWM4_OUT
ALT6 CCM_CLKO2
J1.168 GPIO1_IO07 CPU.GPIO1_IO07 AF11 NVCC_3V3 I/O ALT0 GPIO1_IO07
ALT1 ENET1_MDIO

(Configure register IOMUXC_ENET1_MDIO_SELECT_INPUT for mode ALT1)

ALT5 USDHC1_WP
ALT6 CCM_EXT_CLK4
J1.170 SAI1_TXD4 CPU.SAI1_TXD4 AG22 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_TX_DATA4
ALT1 SAI6_RX_BCLK

(Configure register IOMUXC_SAI6_RX_BCLK_SELECT_INPUT for mode ALT1)

ALT2 SAI6_TX_BCLK

(Configure register IOMUXC_SAI6_TX_BCLK_SELECT_INPUT for mode ALT2)

ALT4 CORESIGHT_TRACE12
ALT5 GPIO4_IO16
ALT6 SRC_BOOT_CFG12
J1.172 SAI1_TXD5 CPU.SAI1_TXD5 AF22 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_TX_DATA5
ALT1 SAI6_RX_DATA0

(Configure register IOMUXC_SAI6_RX_DATA_SELECT_INPUT_0 for mode ALT1)

ALT2 SAI6_TX_DATA0
ALT4 CORESIGHT_TRACE13
ALT5 GPIO4_IO17
ALT6 SRC_BOOT_CFG13
J1.174 SAI1_TXD6 CPU.SAI1_TXD6 AG23 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_TX_DATA6
ALT1 SAI6_RX_SYNC

(Configure register IOMUXC_SAI6_RX_SYNC_SELECT_INPUT for mode ALT1)

ALT2 SAI6_TX_SYNC

(Configure register IOMUXC_SAI6_TX_SYNC_SELECT_INPUT for mode ALT2)

ALT4 CORESIGHT_TRACE14
ALT5 GPIO4_IO18
ALT6 SRC_BOOT_CFG14
J1.176 SAI1_TXD7 CPU.SAI1_TXD7 AF23 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_TX_DATA7
ALT1 SAI6_MCLK

(Configure register IOMUXC_SAI6_MCLK_SELECT_INPUT for mode ALT1)

ALT3 PDM_CLK
ALT4 CORESIGHT_TRACE15
ALT5 GPIO4_IO19
ALT6 SRC_BOOT_CFG15
J1.178 SAI1_RXD7 CPU.SAI1_RXD7 AF19 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_RX_DATA7
ALT1 SAI6_MCLK

(Configure register IOMUXC_SAI6_MCLK_SELECT_INPUT for mode ALT1)

ALT2 SAI1_TX_SYNC

(Configure register IOMUXC_SAI1_TX_SYNC_SELECT_INPUT for mode ALT2)

ALT3 SAI1_TX_DATA4
ALT4 CORESIGHT_TRACE7
ALT5 GPIO4_IO09
ALT6 SRC_BOOT_CFG7
J1.180 SAI1_RXD6 CPU.SAI1_RXD6 AG19 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_RX_DATA6
ALT1 SAI6_TX_SYNC

(Configure register IOMUXC_SAI6_TX_SYNC_SELECT_INPUT for mode ALT1)

ALT2 SAI6_RX_SYNC

(Configure register IOMUXC_SAI6_RX_SYNC_SELECT_INPUT for mode ALT2)

ALT4 CORESIGHT_TRACE6
ALT5 GPIO4_IO08
ALT6 SRC_BOOT_CFG6
J1.182 SAI1_RXD5 CPU.SAI1_RXD5 AF18 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_RX_DATA5
ALT1 SAI6_TX_DATA0
ALT2 SAI6_RX_DATA0

(Configure register IOMUXC_SAI6_RX_DATA_SELECT_INPUT_0 for mode ALT2)

ALT3 SAI1_RX_SYNC

(Configure register IOMUXC_SAI1_RX_SYNC_SELECT_INPUT for mode ALT3)

ALT4 CORESIGHT_TRACE5
ALT5 GPIO4_IO07
ALT6 SRC_BOOT_CFG
J1.184 SAI1_RXD4 CPU.SAI1_RXD4 AG18 NVCC_3V3 I/O Internally used for BOOT mode configuration:

can be pulled-up or down depending on

MITO 8M Mini SOM P/N composition

ALT0 SAI1_RX_DATA4
ALT1 SAI1_RX_DATA4

(Configure register IOMUXC_SAI6_TX_BCLK_SELECT_INPUT for mode ALT1)

ALT2 SAI6_RX_BCLK

(Configure register IOMUXC_SAI6_RX_BCLK_SELECT_INPUT for mode ALT2)

ALT4 CORESIGHT_TRACE4
ALT5 GPIO4_IO06
ALT6 SRC_BOOT_CFG4
J1.186 USB1_VBUS CPU.USB1_VBUS F22 S Connected with 30K resistor on SOM.

See IMX8MM datasheet for 5V tolerance info.

J1.188 USB2_VBUS CPU.USB2_VBUS F23 S Connected with 30K resistor on SOM.

See IMX8MM datasheet for 5V tolerance info.

J1.190 DGND DGND - - G
J1.192 USB1_ID CPU.USB1_ID D22 VDDA_1V8 I
J1.194 USB2_ID CPU.USB2_ID D23 VDDA_1V8 I
J1.196 USB1_DN CPU.USB1_DN A22 - D
J1.198 USB1_DP CPU.USB1_DP B22 - D
J1.200 USB2_DP CPU.USB2_DP B23 - D
J1.202 USB2_DN CPU.USB2_DN A23 - D
J1.204 DGND DGND - - G

(*) PMIC_PWRON can be used in two configuration: Embedded-like (default mounting option) or Tablet-like. In the first case, the system reboots in case of PMIC_PWR_ON signal activity.

In the second case, the system will shut down waiting for a CPU_ONOFF signal raising (like a button-mode in a tablet) and the PMIC_PWRON Voltage domain is NVCC_SNVS_1V8

Please contact sales dept. for more information

HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
Retrieved from "https://wiki.dave.eu/index.php?title=MITO_8M_Mini_SOM/MITO_8M_Mini_Hardware/Pinout_Table&oldid=19005"