Difference between revisions of "MITO 8M Mini SOM/MITO 8M Mini Hardware/General Information/Processor and memory subsystem"
| (10 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| − | <section begin=History/> | + | <section begin="History" /> |
{| style="border-collapse:collapse; " | {| style="border-collapse:collapse; " | ||
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History | ! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History | ||
|- | |- | ||
| − | |||
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date | ||
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes | ||
|- | |- | ||
| − | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" | | + | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |{{oldid|13157|2021/02/24}} |
| − | | | + | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" | First release |
| − | | style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release | ||
| − | |||
|- | |- | ||
| + | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" | 2022/10/07 | ||
| + | ! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" | Added Solo version | ||
|} | |} | ||
| − | <section end=History/> | + | |
| − | <section begin=Body/> | + | <section end="History" /> |
| + | <section begin="Body" /> | ||
== Processor and memory subsystem == | == Processor and memory subsystem == | ||
| − | The heart of MITO 8M Mini | + | The heart of MITO 8M Mini module is composed by the following components: |
*i.MX8M Mini SoC application processor | *i.MX8M Mini SoC application processor | ||
* Power supply unit | * Power supply unit | ||
| Line 27: | Line 27: | ||
*** partially compatible with [[AXEL Lite SOM]] | *** partially compatible with [[AXEL Lite SOM]] | ||
| − | This chapter shortly describes the main MITO 8M Mini | + | This chapter shortly describes the main MITO 8M Mini components. |
=== Processor Info === | === Processor Info === | ||
| Line 33: | Line 33: | ||
{| class="wikitable" | | {| class="wikitable" | | ||
| align="center" style="background:#f0f0f0;" |'''Processor''' | | align="center" style="background:#f0f0f0;" |'''Processor''' | ||
| + | | align="center" style="background:#f0f0f0;" |'''i.MX8M Mini Solo''' | ||
| align="center" style="background:#f0f0f0;" |'''i.MX8M Mini Dual''' | | align="center" style="background:#f0f0f0;" |'''i.MX8M Mini Dual''' | ||
| align="center" style="background:#f0f0f0;" |'''i.MX8M Mini Quad''' | | align="center" style="background:#f0f0f0;" |'''i.MX8M Mini Quad''' | ||
|- | |- | ||
|# Cores | |# Cores | ||
| + | |1x Arm® Cortex®-A53 | ||
| + | 1x Arm® Cortex®-M4 | ||
|2x Arm® Cortex®-A53 | |2x Arm® Cortex®-A53 | ||
1x Arm® Cortex®-M4 | 1x Arm® Cortex®-M4 | ||
| Line 42: | Line 45: | ||
1x Arm® Cortex®-M4 | 1x Arm® Cortex®-M4 | ||
|- | |- | ||
| − | |Clock|| colspan=" | + | |Clock|| colspan="3" |1.6 GHz (Industrial) |
| − | 1. | + | 1.8 GHz (Commercial) |
|- | |- | ||
|L2 | |L2 | ||
Cache | Cache | ||
| − | | colspan=" | + | | colspan="3" |1 MB |
|- | |- | ||
|LPDDR4 | |LPDDR4 | ||
| − | | colspan=" | + | | colspan="3" |32 bit @ 1600 MHz |
(LPDDR4-3200) | (LPDDR4-3200) | ||
|- | |- | ||
|GPU | |GPU | ||
| − | | colspan=" | + | | colspan="3" |3D: Vivante GC NanoUltra (1 Shader)<br>2D: Vivante GC320 |
| − | OpenGL ES | + | OpenGL ES 2.0<br>Open CL 1.2 |
| − | Open CL 1.2 | ||
| − | |||
|- | |- | ||
|VPU | |VPU | ||
| − | | colspan=" | + | | colspan="3" |1080p60 HEVC/H.264, VP8, VP9, H.265 decoder |
1080p60 H.264, VP8 encoder | 1080p60 H.264, VP8 encoder | ||
| Line 66: | Line 67: | ||
|Display | |Display | ||
Controller | Controller | ||
| − | | colspan=" | + | | colspan="3" |Dual Independent LVDS channel |
Display Support | Display Support | ||
up to 1080p60 | up to 1080p60 | ||
| Line 72: | Line 73: | ||
|Video | |Video | ||
Output | Output | ||
| − | | colspan=" | + | | colspan="3" |1x MIPI-DSI (with MIPI to LVDS bridge) |
|- | |- | ||
|Camera | |Camera | ||
Input | Input | ||
| − | | colspan=" | + | | colspan="3" |1x MIPI CSI (4-lanes) |
|- | |- | ||
|PCIe | |PCIe | ||
| − | | colspan=" | + | | colspan="3" |1x PCIe 2.1 (1-lane) |
|- | |- | ||
|USB | |USB | ||
| − | | colspan=" | + | | colspan="3" |2x USB 2.0 OTG |
|- | |- | ||
|+ align="bottom" style="caption-side: bottom" | Table: i.MX8M Mini models comparison | |+ align="bottom" style="caption-side: bottom" | Table: i.MX8M Mini models comparison | ||
| Line 122: | Line 123: | ||
{| style="color:#000000; border:solid 2px #73B2C7; background-color:#ededed;font-size:95%; vertical-align:middle;" | {| style="color:#000000; border:solid 2px #73B2C7; background-color:#ededed;font-size:95%; vertical-align:middle;" | ||
| [[File:TBD.png|30px]] | | [[File:TBD.png|30px]] | ||
| − | | ''' | + | | '''Not available yet''' |
|} | |} | ||
| Line 131: | Line 132: | ||
| '''CPU connection'''||Raw NAND flash controller | | '''CPU connection'''||Raw NAND flash controller | ||
|- | |- | ||
| − | | '''Page size'''|| | + | | '''Page size'''|| 512 byte, 2 kbyte or 4 kbyte |
|- | |- | ||
| − | | '''Size min'''|| | + | | '''Size min'''||512MB |
|- | |- | ||
| − | | '''Size max'''|| | + | | '''Size max'''||2GB |
|- | |- | ||
| '''Width'''||8 bit | | '''Width'''||8 bit | ||
|- | |- | ||
| − | | '''Chip select'''|| | + | | '''Chip select'''||NAND_CE0 |
|- | |- | ||
| '''Bootable'''||Yes | | '''Bootable'''||Yes | ||
| Line 147: | Line 148: | ||
=== Memory map === | === Memory map === | ||
| − | For detailed information, please refer to chapter 2 “Memory Maps” of the | + | For detailed information, please refer to chapter 2 “Memory Maps” of the [https://www.nxp.com/webapp/Download?colCode=IMX8MMRM i.MX8M Mini Applications Processor Reference Manual] |
| − | |||
| − | |||
=== Power supply unit === | === Power supply unit === | ||
| Line 158: | Line 157: | ||
[[Category:MITO 8M Mini]] | [[Category:MITO 8M Mini]] | ||
| − | |||
Latest revision as of 18:34, 27 December 2023
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Issue Date | Notes | ||
| First release | |||
| 2022/10/07 | Added Solo version | ||
Contents
Processor and memory subsystem[edit | edit source]
The heart of MITO 8M Mini module is composed by the following components:
- i.MX8M Mini SoC application processor
- Power supply unit
- LPDDR4 memory bank
- eMMC or NAND flash banks
- Connectors:
- 1 x 204 pins SO-DIMM edge connector with interfaces signals
- partially compatible with AXEL Lite SOM
- 1 x 204 pins SO-DIMM edge connector with interfaces signals
This chapter shortly describes the main MITO 8M Mini components.
Processor Info[edit | edit source]
| Processor | i.MX8M Mini Solo | i.MX8M Mini Dual | i.MX8M Mini Quad |
| # Cores | 1x Arm® Cortex®-A53
1x Arm® Cortex®-M4 |
2x Arm® Cortex®-A53
1x Arm® Cortex®-M4 |
4x Arm® Cortex®-A53
1x Arm® Cortex®-M4 |
| Clock | 1.6 GHz (Industrial)
1.8 GHz (Commercial) | ||
| L2
Cache |
1 MB | ||
| LPDDR4 | 32 bit @ 1600 MHz
(LPDDR4-3200) | ||
| GPU | 3D: Vivante GC NanoUltra (1 Shader) 2D: Vivante GC320 OpenGL ES 2.0 | ||
| VPU | 1080p60 HEVC/H.264, VP8, VP9, H.265 decoder
1080p60 H.264, VP8 encoder | ||
| Display
Controller |
Dual Independent LVDS channel
Display Support up to 1080p60 | ||
| Video
Output |
1x MIPI-DSI (with MIPI to LVDS bridge) | ||
| Camera
Input |
1x MIPI CSI (4-lanes) | ||
| PCIe | 1x PCIe 2.1 (1-lane) | ||
| USB | 2x USB 2.0 OTG | ||
RAM memory bank[edit | edit source]
LPDD4 SDRAM memory bank is composed by 1x 32-bit width chip. The following table reports the SDRAM specifications:
| CPU connection | Multi-mode DDR controller (MMDC) |
| Size max | 4 GB |
| Width | 32 bit |
| Speed | 1600 MHz |
eMMC flash bank[edit | edit source]
On board main storage memory eMMC is connected to the SDIO1 interface and it can act as boot peripheral. The following table reports the eMMC flash specifications:
| CPU connection | SDIO1 |
| Size min | 4 GB |
| Size max | 64 GB |
| Bootable | Yes |
NAND flash bank[edit | edit source]
|
Not available yet |
Alternative option for main storage memory can be a 8-bit wide NAND flash connected to the CPU's Raw NAND flash controller. It can act as boot peripheral. The following table reports the NAND flash specifications:
| CPU connection | Raw NAND flash controller |
| Page size | 512 byte, 2 kbyte or 4 kbyte |
| Size min | 512MB |
| Size max | 2GB |
| Width | 8 bit |
| Chip select | NAND_CE0 |
| Bootable | Yes |
Memory map[edit | edit source]
For detailed information, please refer to chapter 2 “Memory Maps” of the i.MX8M Mini Applications Processor Reference Manual
Power supply unit[edit | edit source]
MITO 8M Mini embeds all the elements required for powering the unit, therefore power sequencing is self-contained and simplified. Nevertheless, power must be provided from carrier board, and therefore users should be aware of the ranges power supply can assume as well as all other parameters.
