Changes

Jump to: navigation, search

Hardware Manual (Bora)

127 bytes added, 14:56, 23 July 2013
m
Feature Summary
| align="center" style="background:#f0f0f0;"|'''Options'''
|-
| Graphics ControllerCoprocessors||Up to 24-Bits Data OutputNEON™ & Single / Double Precision<br>Resolution Up to 2048x2048 (With Maximum 126-MHz Pixel Clock)<br>TFT/RGB support Floating Point for each processor||
|-
| 2D/3D EngineUSB||NEON Multimedia SIMD coprocessor<br>PowerVR SGX 530 3D Accelerator Up to 2x 2.0 OTG ports||
|-
| CoprocessorsUARTs||Crypto Hardware Accelerator (AES, SHA, PKA, RNG)<br>Up to 2x Programmable Realtime Units (PRUs) UART ports||
|-
| USBGPIO||Up to 2x 2.0 OTG portsx lines, shared with other functions (interrupts available)||
|-
| UARTsNetworks||Up to 6x UART portsFast Ethernet 10/100Mbps||
|-
| GPIOCAN||Up to 118 lines, shared with other functions (interrupts available)2x full CAN 2.0B compliant interfaces||
|-
| Input interfacesSD/MMC||Integrated 42x SD/5SDIO 2.0/8-wire resistive touch screen controllerMMC3.31 compliant controllers||
|-
| NetworkingSerial buses||Fast Ethernet 2x full-duplex SPI ports with PHYthree peripheral chip selects<br>Additional MII/RMII/RGMII interface2x master and slave I²C interfaces||
|-
| CANTimers||Dual CAN controller 2x triple timers/counters (version 2 part A, BTTC)||
|-
| SD/MMCRTC ||Up to 3x MMC/SD/SDIO Serial interfaces On board (up to 48 MHzDS3232), external battery powered||
|-
| Serial bussesDebug||Up to 3x I²C channelsJTAG IEEE 1149.1 Test Access Port<br>Up to 2x SPI channelsCoreSight™ and Program Trace Macrocell (PTM)||
|-
| Audio+ align="bottom" style="caption-side: bottom" |Table: Peripherals|Up to 2x McASP interface}  {| class="wikitable" | | align="center" style="background:#f0f0f0;"|'''Feature'''| align="center" style="background:#f0f0f0;"|'''Specifications'''| align="center" style="background:#f0f0f0;"|'''Options'''|-| FPGA model||Artix™-7||
|-
| TimersLogic cells||Up 28K to N programmable general purpose timers (PWM function available)56K||
|-
| RTC and watchdogLUTs||On board, external battery powered<br>17K to 53K||
|-
| DebugFlip flops||JTAG IEEE 1149.1 Test Access Port<br>ETM Port<br>ETB Port35K to 100K||
|-
| MiscellaneousRAM||Up 240KB to 8x 12-bit ADC channels560KB||
|-
| DSP slices||80 to 220|||-| Differential pairs||Up to 34 differential pairs for high freq. interfaces|||-|+ align="bottom" style="caption-side: bottom" | Table: PeripheralsElectrical, Mechanical and Environmental Specifications
|}
 
{| class="wikitable" |
| align="center" style="background:#f0f0f0;"|'''Options'''
|-
| Supply Voltage||[3.6 3V, on- 5.5] V, board voltage regulation on board||
|-
| Active power consumption|| Please refer to [[Hardware_Manual_(DivaBora)#Power_consumption_2 Power_consumption | Power consumption]] section||
|-
| Dimensions||67.5 mm 85mm x 38.3 mm50mm||
|-
| Weight|| ||
| Operating temperature||0..70 °C<br>-40..+85 °C||
|-
| Connectors||204-pin SO-DIMM3 x 140 pins 0.6mm pitch||
|-
|+ align="bottom" style="caption-side: bottom" | Table: Electrical, Mechanical and Environmental Specifications

Navigation menu