| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Version | Issue Date | Notes | |
| 1.0.0 | Dec 2020 | First Release | |
Contents
Peripheral QUADSPIEdit
The QUADSPI is a specialized communication interface targeting single, dual or quad SPI Flash memories.
DescriptionEdit
The QUADSPI interface available on ETRA SoM is based on STM32MP1 SoC.
The QUADSPI port supports the following standards and features:
- three functional modes: indirect, status-polling, and memory-mapped
- indirect mode: all the operations are performed using the QUADSPI registers
- status polling mode: the external Flash memory status register is periodically read and an interrupt can be generated in case of flag setting
- memory-mapped mode: the external Flash memory is mapped to the device address space and is seen by the system as if it was an internal memory
- dual-flash mode, where 8 bits can be sent/received simultaneously by accessing two Flash memories in parallel
- integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses
- DMA channel for indirect mode operations
- interrupt generation on FIFO threshold, timeout, operation complete, and access error
Pin mappingEdit
The Pin mapping is described in the Pinout table section