Difference between revisions of "ETRA SOM/ETRA Hardware/Peripherals/QUADSPI"

From DAVE Developer's Wiki
Jump to: navigation, search
(Created page with "{{subst:Peripheral_hardware | nome-som=ETRA | nome-peripheral=QUADSPI}}")
 
Line 1: Line 1:
<section begin=History/>
+
<section begin="History" />
 
{| style="border-collapse:collapse; "
 
{| style="border-collapse:collapse; "
!colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History
+
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History
 
|-  
 
|-  
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Version
+
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Version
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date
+
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes
+
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes
 
|-
 
|-
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|X.Y.Z
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |0.9.0
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Month Year
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |Dec 2020
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|TBD
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First Draft
 
|-
 
|-
 
|-
 
|-
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|[TBD_link X.Y.Z]
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |[TBD_link X.Y.Z]
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Month Year
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |Month Year
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|TBD
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |TBD
 
|-
 
|-
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |...
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |...
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |...
 
|-
 
|-
 
|}
 
|}
<section end=History/>
+
<section end="History" />
 
__FORCETOC__
 
__FORCETOC__
<section begin=Body/>
+
<section begin="Body" />
  
 
==Peripheral QUADSPI ==
 
==Peripheral QUADSPI ==
 
+
The QUADSPI is a specialized communication interface targeting single, dual or quad SPI Flash memories.
''TBD: sostituire le sezioni con le informazioni sull'uso della periferica''
 
''Nell'esempio di seguito c'è la descrizione dell'interfaccia HDMI''
 
  
 
=== Description  ===
 
=== Description  ===
  
The QUADSPI interface available on ETRA is based on xxxxx ''TBD:SOC name'' SoC.  
+
The QUADSPI interface available on ETRA SoM is based on STM32MP1 SoC.  
  
 
The QUADSPI port supports the following standards and features:
 
The QUADSPI port supports the following standards and features:
  
* High-Definition Multimedia Interface Specification, Version 1.4a
+
* three functional modes: indirect, status-polling, and memory-mapped
* Support for up to 1080p at 60Hz HDTV display resolutions and up to QXGA graphic display resolutions.
+
** indirect mode: all the operations are performed using the QUADSPI registers
* Support for 4k x 2k and 3D video formats
+
**status polling mode: the external Flash memory status register is periodically read and an interrupt can be generated in case of flag setting
* Support for up to 16-bit Deep Color modes
+
**memory-mapped mode: the external Flash memory is mapped to the device address space and is seen by the system as if it was an internal memory
 +
*dual-flash mode, where 8 bits can be sent/received simultaneously by accessing two Flash memories in parallel
 +
*integrated FIFO for reception and transmission
 +
*8, 16, and 32-bit data accesses
 +
*DMA channel for indirect mode operations
 +
*interrupt generation on FIFO threshold, timeout, operation complete, and access error
  
 
===Pin mapping===
 
===Pin mapping===

Revision as of 16:07, 30 December 2020

History
Version Issue Date Notes
0.9.0 Dec 2020 First Draft
[TBD_link X.Y.Z] Month Year TBD
... ... ...



Peripheral QUADSPI[edit | edit source]

The QUADSPI is a specialized communication interface targeting single, dual or quad SPI Flash memories.

Description[edit | edit source]

The QUADSPI interface available on ETRA SoM is based on STM32MP1 SoC.

The QUADSPI port supports the following standards and features:

  • three functional modes: indirect, status-polling, and memory-mapped
    • indirect mode: all the operations are performed using the QUADSPI registers
    • status polling mode: the external Flash memory status register is periodically read and an interrupt can be generated in case of flag setting
    • memory-mapped mode: the external Flash memory is mapped to the device address space and is seen by the system as if it was an internal memory
  • dual-flash mode, where 8 bits can be sent/received simultaneously by accessing two Flash memories in parallel
  • integrated FIFO for reception and transmission
  • 8, 16, and 32-bit data accesses
  • DMA channel for indirect mode operations
  • interrupt generation on FIFO threshold, timeout, operation complete, and access error

Pin mapping[edit | edit source]

The Pin mapping is described in the Pinout table section