Bureaucrats, dave_user, Administrators
8,231
edits
Changes
no edit summary
{{InfoBoxBottom}}
{{ObsoleteWikiPage|link=AXEL_Lite_SOM/AXEL_Lite_Hardware/General_Information/Processor_and_memory_subsystem}}
= Design Overview =
== CPU module connector ==
All interface signals AXEL LITE Axel Lite provides are routed through SODIMM DDR3 204 pin (named J2). The dedicated carrier board must mount the mating connector and connect the desired peripheral interfaces according to AXEL LITE Axel Lite pinout specifications.