Bureaucrats, dave_user, Administrators
4,650
edits
Changes
→Introduction
BELK provides an example Vivado project for BORA/BORAX boards. This project allows to:
*generate FSBL binary image
*generate the bitstream of a simple PL design used to route PS' CAN0 and UART0 signals through EMIO (see also the following picturepictures).
TBD